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Re´sume´ de la the`se: combler les hiatus...
D’une manie`re toute concre`te, le mode`le de´veloppe´ dans le cadre de ce projet a` l’Universite´ de
Gene`ve nous permet de conside´rer le traitement des donne´es irre´gulie`res dans un environnement
paralle`le. Cela permet d’accomplir un traitement paralle`le ’data-driven’, comportant beaucoup
moins de discontinuite´s dans les techniques de ’pipelines’. Ce mode`le qui propose d’ame´liorer les
processeurs tant CISC, Vector, RISC, Superscalar, VLIW, que MPP, semble re´pondre aux besoins
de ce qu’on nomme High Performance Computing (HPC), tout en offrant aussi ses be´ne´fices a`
tout contexte comportant de larges structures d’index, tel celui des Gestionnaires de Banques de
Donne´es Relationnelles, ou exploitant la technique des fichiers inverse´s, etc .., En effet, il devrait
permettre de combler certains des hiatus (ou e´carts) qui existent dans un syste`me informatique, et
qui ont e´te´ le souci quasi-constant des concepteurs d’ordinateurs depuis plusieurs de´cennies. Ces
hiatus sont repre´sente´s dans la Figure 1:
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Figure 1: Combler les hiatus
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Ces hiatus sont:
 Le hiatus se´mantique (semantic gap) caracte´rise´ par l’e´cart entre les langages de program-
mation et le jeu d’instructions disponible, e´cart exacerbe´ par la technologie RISC ... et
comble´ par les techniques de compilation. Ce hiatus a e´te´ re´duit, tant dans le cas des envi-
ronnements CISC que RISC, par:
1. le de´veloppement des structures superscalaires dans la technologie RISC,
2. la mise a` disposition du calcul vectoriel dans les environnements CISC.
Les techniques d’Intelligence Artificielle (IA) sont, pour leur part, tellement e´loigne´es, se´mantiquement
parlant, des processeurs, que rien, pour ainsi dire, n’a e´te´ entrepris en vue de combler ce hia-
tus (en dehors du projet de Vth Generation, tre`s me´diatise´ a` l’e´poque).
 Le hiatus me´moire (memory gap) qui se situe entre processeur et me´moire, est le sujet de
nombreuses analyses dans le cadre de notre travail. Plusieurs techniques ont e´te´ utilise´es
dans le passe´ pour tenter de le combler:
1. Elargir le syste`me d’adressage de 8 a` 16 a` 32 a` 64 bits, a e´te´ un des moyens les plus
courants.
2. Des me´canismes de cache de plus en plus large, imple´mente´s selon des structures
Princeton puis Harvard, ont e´te´ l’autre moyen pre´valent.
3. Accroıˆtre le nombre de registres dans les environnements RISC.
 Le hiatus des Entre´e/Sortie (I/O gap) a e´te´ traite´ de diffe´rentes manie`res:
1. L’architecture de l’IBM System/360 a introduit des Channel Command Words (CCWs)
pour controˆler les ope´rations d’Entre´e/Sortie et leurs se´quences [5]. Plus tard, au cours
de l’e´volution de cette architecture, un syste`me d’adressage indirect, CCW Indirect
Data Addressing, permit a` un seul CCW de re´fe´rencer des pages noncontigue¨s en
me´moire centrale; mais ce fut tout, en ce qui concerne le phe´nome`ne d’indirection
et l’accent qu’il met sur le hiatus des Entre´e/Sortie.
2. Les single-level store machines, tel l’IBM System/38, permettent aux programmeurs
de ne pas avoir a` acce´der les donne´es dans des fichiers: les donne´es sont directement
accessibles, d’une manie`re simple, dans l’espace d’adressage mis a` disposition. Une
telle approche continue grandement a` re´duire le hiatus d’Entre´e/Sortie.
3. Les workstations RISC et les PCs posse`dent, la plupart du temps, des portes (ports en
langue anglaise) ou des out interrupts au travers desquelles les ope´rations d’Entre´e/Sortie
sont effectue´es.
Le hiatus des Entre´e/Sortie est gigantesque pour ces deux environnements.
4. Des architectures plus re´centes, comme le syste`me RISC/6000 SP, permettent des
syste`mes de fichiers paralle`les.
Les spe´cifications de MPI-2 [118] qui viennent re´cemment d’eˆtre publie´es constituent
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en fait un standard ge´ne´ralisant un ensemble de fonctions e´quivalentes, connues sous
le nom de MPI-I/O.
 Le hiatus de communication entre multiprocesseurs, processeurs paralle`les ou clusters (de´sormais
de´nomme´ ’hiatus de communication’) a e´te´ traite´ jusqu’alors de diffe´rentes manie`res:
1. Les bibliothe`ques de messages (en particulier le standard e´mergant connu sous le nom
de Message Passing Interface ou MPI) ont tente´ d’emplir ce hiatus en fournissant des
fonctions beaucoup plus sophistique´es que les simples primitives send/receive.
2. Les Acce`s Non-Uniformes a` la me´moire (Non-Uniform Memory Access, abre´ge´ NUMA)
repre´sentent une autre tentative pour prendre en compte ce hiatus.
3. Nous traitons aussi du cas de High Performance Fortran (HPF en abre´ge´) qui a con-
tribue´ a` sa manie`re a` combler le hiatus de communication en permettamt de distribuer
des donne´es sur des noeuds, le traitement re´el n’ayant lieu qu’en fonction de la localite´
des donne´es.
C’est par l’introduction d’un troisie`me flot d’informations dans le mode`le de base de von Neumann
(comportant un flot d’instructions et un flot de donne´es, SISD), que l’on propose d’approcher ces
difficulte´s.
Le flot, que l’on nommera flot N, ou flot de noms, sera associe´, comme les deux premiers, a` un
cache permettant d’ame´liorer les performances ge´ne´rales. On parlera donc du N-Stream et de
son buffer dote´ d’une structure et d’un fonctionnement adapte´s de type Shemot. Graˆce, tant a` la
fois au N-Stream parame´trable qu’au cache de type Shemot, le mode`le propose´ devrait ainsi nous
permettre de re´duire passablement le hiatus me´moire.
 Il est aussi a` pre´voir que notre mode`le puisse aider a` re´duire le hiatus tant des Entre´e/Sortie
que celui de communication. Les e´tudes correspondantes devraient eˆtre entame´es dans ces
directions.
 De plus amples e´tudes devraient aussi eˆtre mene´es pour prendre en compte la partie la plus
large de ce hiatus, celle due au traitement symbolique. Finalement, l’alge`bre des combin-
ings pourrait eˆtre ainsi remplace´e par la logique du premier ordre, (ou le calcul proposi-
tionnel) fournissant ainsi un cadre ge´ne´ral permettant de de´finir d’une manie`re homoge`ne
tant a` la fois l’architecture des ordinateurs que le traitement symbolique (IA ou syste`mes
alge´briques) ainsi que de relier la programmation classique base´e sur des langages impe´ratifs
avec l’approche de´clarative en vue de traiter des symboles, ce qui consiste, en fait, a` combler
le hiatus se´mantique. La possibilite´ de parame´trer le third stream devrait ainsi permettre de
re´duire ce hiatus se´mantique.
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A partir de von Neumann...
Les principes fondamentaux conduisant a` l’e´laboration des syste`mes digitaux ont e´te´ formule´s pour
la premie`re fois par von Neumann a` la fin des anne´es 1940, ceci dans un but de calcul nume´rique.
Ce type de calcul ne´cessitait la possibilite´ de multiplier, additionner et soustraire; la possibilite´ de
modifier le dit calcul a` partir de resultats interme´diaires; ainsi que la possibilite´ de recevoir des
donne´es a` partir de sources exte`rieures au syste`me et d’e´mettre des donne´es compre´hensibles par
les humains.
A ses de´buts, un tel syste`me se nommait un Calculateur. Son emploi pour la gestion amena a`
l’utiliser en tant que Processeur de donne´es (Data Processor). Le principe de base d’un ordinateur
restait cependant le meˆme.
Notre mode`le s’e´carte sensiblement de celui elabore´ par von Neumann, introduisant un troisie`me
type de syste`me digital, a` meˆme de modifier sa propre architecture ainsi que de traiter directe-
ment des ensembles de symboles: il pourrait amener le de´veloppement d’un nouveau type de
processeurs, le Processeur Symbolique ou N-Processeur.
Les noms
Le traitement des donne´es irre´gulie`rement structure´es dont l’importance va croissant, nous ame`ne
a` conside´rer de tre`s pre`s les proble`mes de performance induits par la manipulation des indices.
Afin de bien cerner le proble`me et de proposer une solution mate´rielle, nous sommes amene´s a` ex-
aminer en de´tails la notion de noms et son roˆle dans les diffe´rents types de traitements, nume´rique
et symbolique en particulier. Se faisant, nous essayons de re´pondre aux besoins du traitement des
donne´es structure´es irre´gulie`rement en proposant un dispositif d’assistance mate´rielle base´ sur une
formalisation du concept d’architecture.
Nous conside`rons que ce dernier concept concerne l’ensemble des noms disponibles dans un or-
dinateur, ainsi que la manie`re avec laquelle ils sont agence´s. Notre projet se concentre donc sur
l’analyse du concept de noms dont un ordinateur est dote´. Apre`s avoir analyse´ les tendances
re´centes rencontre´es dans l’architecture des ordinateurs, en paralle´lisme et en traitement sym-
bolique, nous proposons de re´pondre a` un certain nombre de questions actuelles dans ces do-
maines en formalisant le concept de nom, ainsi que celui d’architecture1 comme veut le montrer
l’introduction progressive et l’analyse des diffe´rents e´le´ments qui la composent. Cette analyse nous
conduit a` remarquer que ces deux aspects de l’informatique, architecture et traitement symbolique,
en fait traitent des meˆme entite´s, les noms et les symboles, mais a` des niveaux de complexite´
diffe´rents.
A partir d’une telle formalisation, nous sommes alors a` meˆme
 d’introduire un nouveau mode`le d’ordinateurs,
 d’e´largir la taxonomie de Michael Flynn’s.
1Dans une premie`re approche, il est entendu par architecture, l’ensemble des noms mis a` disposition du traitement
algorithmique ainsi que la manie`re avec laquelle ils sont structure´s.
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Du concept d’architecture
Le concept de calcul ayant e´te´ formalise´ en son temps par Dana Scott, John Mc Carthy, F.-H.
Raymond[137, 155] et d’autres, la question a e´te´ depuis bien stabilise´e. Par contre, le concept
d’architecture n’a pas be´ne´ficie´ de la meˆme de´marche en grande partie parce que la question n’a
inte´resse´ pendant longtemps qu’un petit nombre de spe´cialistes, presque exclusivement en charge
de la re´alisation de processeurs et syste`mes, la plupart du temps a` caracte`re confidentiel. En effet, le
besoin d’exploiter les potentialite´s de performance offertes par les diffe´rents syste`mes paralle`les de
nature tre`s varie´e, ont amene´ les programmeurs (sinon les utilisateurs) a` s’inte´resser a` l’architecture
de ces machines afin d’adapter, ou de de´finir, les algorithmes ade´quats.
Nous nous proposons, dans ce travail, de donner une de´finition et une formalisation de ce con-
cept, ne´cessaires a` sa bonne compre´hension. Afin de mieux pre´ciser ce concept d’architecture, il
convient d’abord de relever un certain nombre de points:
 Les fonctions Superscalaire ou Vecteur, implante´es au niveau des processeurs sous forme de
micro-paralle´lisme, se heurtent a` la difficulte´ rencontre´e pour acce´der aux donne´es, surtout
quand ces dernie`res sont structure´es d’une manie`re non triviale, aussi qualifie´e d’ irre´gulie`re.
 Cette difficulte´ au niveau du micro-paralle´lisme, se rencontre aussi dans les ordinateurs par-
alle`les. High Performance Fortran en est le reflet, dans son inade´quation a` offrir les fonctions
ne´cessaires a` la distribution des donne´es irre´gulie`res. Ces dernie`res sont pourtant des plus
courantes en dynamique des fluides, ou en physique des particules, entre autres domaines.
 Diffe´rentes formes de virtualisation, que cela soit des me´moires ou des machines, ont per-
mis d’introduire de nouvelles formes d’architectures soulignant le bien fonde´ de nouvelles
structures de noms.
 Diffe´rents efforts en vue d’ame´liorer ou de faciliter la programmation des ordinateurs ont
aussi e´te´ instroduits: la programmation structure´e, pre´conisant l’e´limination des GOTO dans
les progammes a marque´ l’art a` tel point que la majorite´ des programmeurs sont devenus
des Monsieur Jourdain en la matie`re, n’ayant pas ou peu conscience qu’ils programment
de´sormais sans e´tiquette, c’est a` dire sans nom explicite.
 La localisation d’un programme dans la me´moire en vue de son exe´cution, a aussi beaucoup
e´volue´, des me´canismes successifs ayant e´te´ introduits dans les syste`mes d’exploitation pour
en retarder le plus possible, la de´termination de´finitive.
L’apport d’un certain nombre de principes ou de propositions de techniques en architecture ont
aussi e´te´ des points marquants:
 le principle de simplicite´
 la programmation fonctionnelle
 les machines a` flots de donne´es
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L’analyse de la structure re´cente des ordinateurs met de meˆme en e´vidence le bien fonde´ de la
se´paration au niveau des caches, du traitement des donne´es de celui des instructions, nous es-
sayons de nous en inspirer, ainsi que du capability-based addressing.
L’observation du traitement symbolique est intriguant par l’activite´ tellement distincte qu’il repre´sente
par rapport au traitement, dit classique, de l’information. Ainsi, qu’est ce qui caracte´rise un
syste`me expert? ou un syste`me alge´brique? Comment inte´grer une telle manipulation de sym-
boles avec la manie`re, dite ’classique’, de traiter l’information? Cette dernie`re est caracte´rise´e par
les langages algorithmiques. Par opposition, le traitement symbolique utilise principalement des
langages de´claratifs, LISP ou PROLOG en e´tant les deux fleurons. Ceci induit vraisemblablement
la difficulte´ rencontre´e a` inte´grer les deux.
Notre analyse nous a aussi conduit a` relever certains traits du traitement symbolique, telles:
 l’utilisation du concept de substitutions,
 l’isotonie des substitutions par rapport a` la syntaxe des phrases traite´es,
 la manipulation des substitutions a` l’aide du calcul propositionnel ou de la logique du pre-
mier ordre,
 la mise a` disposition d’un cadre universel de de´duction,
points que nous retenons pour le mode`le que nous de´crivons, afin de formaliser tant a` la fois archi-
tecture de machines et traitement symbolique.
En effet, ces deux traitements (classique et symbolique), en apparence antinomiques, ont finale-
ment des points en commun. La re´ponse que nous proposons a` ces diffe´rents points d’apparence
disparate, est incluse dans la formalisation du concept d’architecture que nous avons de´veloppe´e
et qui est de´taille´e dans l’Appendix A. Notre analyse nous conduit a` remarquer que ces deux as-
pects de l’informatique, architecture et syste`mes experts, sont constitue´s des meˆmes entite´s, noms
et symboles, mais a` un niveau diffe´rent de complexite´.
Notre mode`le tente de s’inspirer d’une approche qualitative et ge´ome´trique en structurant l’e´valuation
des noms dans un ordinateur (ce que nous de´finissons comme e´tant le propre d’une architecture)
sous la forme d’un nouveau flot, celui de noms, appelle´ N-Stream formalise´ a` l’aide d’une ap-
proche ge´ome´trique.
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Orthogonalite´
Nous postulons qu’il existe un nouvel axe que nous nommons valuation des noms. Ce nouvel
axe est actuellement d’ordinaire me´lange´ avec la plan algorithmique. Nous proposons de le traiter
dore´navant inde´pendamment du plan algorithmique, c’est pourquoi nous disons que ce nouvel axe
est orthogonal au plan dans lequel se de´roule l’algorithme.
Au beau milieu de notre projet, Blaauw et Brooks ont publie´ le livre ‘Computer Architecture,
Concepts and Evolution’ (Reference [22]) qui a e´te´ un grand encouragement pour notre travail en
cours. Ces deux pionniers de la premie`re heure, quand ils pre´cisent les principes de qualite´ d’une
architecture, mettent en effet en avant le principe d’Orthogonalite´ pre´sente´ dans leur livre comme:
The principle of keeping independent functions separate in their specification.
C’est en effet ce qu’ils font en se´gre´gant l’interface de l’imple´mentation (se faisant, ils se de´marquent
bien net de l’approche retenue par Hennessy et Patterson qui se concentrent par contre sur l’aspect
imple´mentation - cf. Reference [59] - ). Malgre´ cette de´marche tre`s nette dans le sens de l’orthogonalite´,
et ceci dans les diffe´rentes facettes descriptives pre´sente´es, Blaauw et Brooks continuent d’attribuer
une signification a` l’interface qui est aussi limite´e au jeu d’instructions, aspect qu’Hennessy et Pat-
terson leur reprochent.
Signification
Interface
Implémentation
Interface
Signification
ImplémentationImplémentation
Interface
Signification
orthogonalité
Computer Design
Hennessy and Patterson
Approche quantitative
Blaauw and Brooks
Approche descriptive Approche qualitative/géométrique
Notre projet
Noms ... N−Stream
Figure 2: Orthogonalite´ et Architecture d’Ordinateurs
Le terme Signification de la Figure 2 correspond a` la fonction de valuation  couramment identifie´e
pour la me´moire, mais aussi, a` l’imple´mentation dans le cas d’un jeu d’instructions. Notre analyse
se donne l’objectif de strictement e´tudier l’aspect interface, en s’arre`tant juste avant l’activation de
la ’fonction Signification’ telle que juste sugge´re´e.
Comme reprs´ente´e sur la Figure 2, notre approche consiste a` poursuivre plus loin sur la voie de
l’orthogonalite´, en se concentrant exclusivement sur l’interface, c’est a` dire sur les noms, que ce
soit l’ensemble des codes operation, l’adressage ou quelques autres noms dont l’environnement
d’exe´cution est constitue´. Notre analyse se concentre donc sur le concept de noms tels qu’ils sont
mis a` disposition (ou qu’ils pourraient eˆtre dynamiquement de´finis par les utilisateurs, progam-
meurs, compilateurs, parame`tres du syste`me d’exploitation, etc...) dans l’environnement d’exe´cution
disponible d’un ordinateur donne´.
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Approche ge´ome´trique
Notre analyse nous a permis de constater qu’une approche ge´ome´trique permet de structurer des
ensembles d’e´le´ments (tels que ceux manipule´s en architecture) a` l’aide de morphismes, jouant le
roˆle de relations d’ordre. Par ailleurs, le concept pour lequel nous proposons une formalisation, et
que nous nommons ’architecture’, de´crit la fac¸on dont les noms sont ge´re´s dans un ordinateur.
Par exemple, dans l’IBM System/390, les programmeurs ont a` disposition plusieurs ensembles de
noms:
1. l’ensemble des codes ope´rations, souvent nomme´s ’instructions’, qui sont en fait constitue´s
d’un ensemble de noms hexade´cimaux,
2. l’ensemble des ALETs, qui forment un ensemble de noms constituant l’espace d’adressage
virtuel,
3. l’ensemble des adresses dans chacun de ces espaces, qui sont en fait constitue´s d’un ensem-
ble de noms formant chacun de ces espaces d’adressage virtuel.
Ces ensembles de noms posse`dent certaines caracte´ristiques, que nous formalisons en tant que
espaces, c’est a` dire des ensembles de noms structure´s par des morphismes1.
Ces ensembles de noms sont transforme´s par le syste`me (’mapped’ en anglais) en d’autres noms;
par exemple:
1. l’ensemble des noms hexade´cimaux connus sous le nom de ’codes ope´rations’ correspond a`
des micro-routines ou a` des e´le´ments mate´riels.
2. l’ensemble des noms constituant un espace d’adressage virtuel est transforme´ en adresses de
la me´moire re´elle, (qui forment un autre ensemble de noms).
Ces transformations (ou ’mappings’ en anglais) ont des attributs spe´cifiques, un des plus impor-
tants e´tant l’isotonie; c’est pourquoi nous les formalisons en tant que foncteurs, en suivant en cela
notre approche ge´ome´trique.
Ces foncteurs sont eux-meˆme manipulables dans cette meˆme approche par des ope´rations permet-
tant de construire d’autres foncteurs: ces ope´rations sont en fait des transformations naturelles.
Chacun de ces foncteurs substitue un espace de noms a` un autre, mais dans le concret des ordina-
teurs, cette substitution peut eˆtre, a` un moment donne´, inde´finie2; une action doit alors eˆtre re´alise´e,
de la part de l’ordinateur pour re´soudre cette condition d’exception, on parle alors de discontinuite´:
Ce dernier terme est inspire´ d’une approche ge´ome´trique de l’architecture d’un ordinateur qui est
finalement constitue´e d’une alge`bre de transformations naturelles et d’un ensemble de disconti-
nuite´s.
Cette analyse du concept de noms nous permet ainsi de
1Un ensemble de noms en informatique classique est, par exemple, l’ensemble des 64 segments disponibles en
Multics. Chacun de ces segments forme eux-meˆme un ensemble de noms constituant le syste`me d’adressage spe´cifique
a` chacun de ces segments.
2par exemple, une ‘faute de page’
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 formaliser le concept d’architecture,
afin de
 pouvoir de´crire ou de´finir une architecture sans ambiguite´,
mais aussi afin de
 pouvoir donner l’intelligence a` un automate de comprendre cette formalisation
 et de re´aliser une architecture souhaite´e1.
Cet automate capable de comprendre notre formalisation au travers d’un langage Names Lan-
guage/1 (NL/1) est un moteur spe´cialise´ que nous proposons sous la forme d’un generalized map-
ping device.
1Une description formelle d’une architecture doit aussi faciliter l’e´tablissement de blueprints fiables et complets
en vue de la construction de processeurs.
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Formalisation du concept d’architecture
En regroupant ces diffe´rentes de´finitions, on voit qu’une architecture  est ainsi de´finie comme
e´tant compose´e de:
 une alge`bre de combinings 	
 un ensemble de discontinuite´s 

L’alge`bre de combinings 	 transforme syste´matiquement (”maps” en anglais) chaque nom de
mapping non-terminal1 en un autre nom de mapping et permet a` notre moteur de savoir quels
mappings terminaux, il doit effectuer. Globalement, l’alge`bre de combinings transforme un envi-
ronnement, ge´ne´ralement constitue´ de mappingss non-terminaux, en noms de mappings terminaux.
Par opposition, les discontinuite´s font correspondre a` chaque mapping un nouvel environnement,
en cas de valeur inde´termine´e du mapping conside´re´.
Le mode`le que nous proposons est ainsi constitue´ des entite´s suivantes:
Espaces

individus  noms
ordering 
Les Espaces sont constitue´s de noms formalise´s en tant qu’individus et structure´s par des orderings.
Gestions

individus  espaces
orderings  mappings entre espaces 
La Gestion (ou Management) des Espaces est re´alise´e par des combinings entre eux, ou, puisqu’un
Espace peut eˆtre identifie´ d’une manie`re unique par son mapping Successeur fSucc ei.
Gestions

individus  
orderings  mappings 
La Gestion des Espaces est re´alise´e par des combinings.
Architectures 

alge`bre de combinings 	
ensemble de discontinuite´s 
 
Une Architecture est finalement constitue´e de deux composants,
Alge`bre 	

individus  noms de mappings
ope´rateurs  combinings 
une alge`bre de combinings, ope´rateurs sur des noms de mappings eux meˆme des individus, et
Cate´gorie 




individus  noms de mapping

environements
orderings  discontinuite´s




un ensemble de discontinuite´s est constitue´e de noms de mappings structure´s par des orderings
eux-meˆme formalisant les discontinuite´s.
1Les mappings substituant des noms par d’autres noms, peuvent eux-meˆme eˆtre compose´s a` l’aide des ope´rateurs,
nomme´s combinings, de l’alge`bre ﬁﬀﬃﬂ . De tels mappings compose´s sont appelle´s aussi non-terminaux et sont, dans
un premier temps, de´compose´s en autant de mappings terminaux, ceux la` qui sont a` meˆme de substituer des noms d’un
espace en noms d’autre espace.
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L’alge`bre ! "#	%$'&)(*+	,$)$ introduite, un syste`me est de´sormais constitue´ de:
 ressources
 processus
 repre´sentations d’objets externes
 espaces de noms
 mappings
 alge`bre de combinings
 discontinuite´s
notre projet de´finissant les quatre derniers de ces e´le´ments.
Premie`res conse´quences
A partir d’une telle formalisation, nous pouvons alors tirer quelques premie`res conse´quences et:
 introduire un nouveau mode`le d’ordinateurs,
 proposer un traitement des donne´es irre´gulie`res,
 e´largir la taxonomie d’architectures de Michael Flynn.
Depuis les toutes premie`res structures d’ordinateurs, il s’est souvent re´ve´le´ be´ne´fique de se´parer
des facettes de gestions d’objets, telles la me´moire virtuelle de la me´moire re´elle, le cache donne´es
du cache instructions, la structure logique des donne´es de leur stockage physique, etc.. Cette
constatation nous a encourage´ a` conside´rer le concept d’architecture et son mode`le de´veloppe´
dans le cadre de ce projet, comme totalement distincts (orthogonal, disons-nous pour marquer les
choses) du mode`le de programmation couramment conside´re´. Reprenant la phrase fameuse du
Professeur Niklaus Wirth:
Data structures plus algorithms equals programs
ainsi que la taxonomie de re´fe´rence introduite par Michael Flynn en 1972, la responsabilite´ d’un
ordinateur peut souvent eˆtre conside´re´e comme consistant a` ge´rer deux flots, l’un d’instructions (I-
Stream), l’autre de donne´es (D-Stream); selon le nombre de ces diffe´rents flots, M. Flynn identifie
quatre classes d’architectures d’ordinateurs SISD, SIMD, MISD et MIMD. Notre analyse nous a
conduit a` conside´rer les cas pour lesquels il n’existe pas de flot de donne´es (note´ OD) ou pas de
flot d’instructions (note´ OI). Nous comple´tons ensuite cette taxonomie a` l’aide de notre mode`le
d’architecture par un troisie`me flot, compose´ de noms, qualifie´ de N-Stream et pouvant prendre la
valeur ON, SN, ou MN. Ceci ouvre tout de suite un plus grand nombre de classes d’architectures:
49 au lieu des 4 classiquement disponibles. La classification que nous proposons contient ainsi les
contributions pre´ce´dentes tant de Flynn, Skillicorn que de Hockney and Jesshope. Elle est de´taille´e
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dans le Chapˆitre 8 et prolonge´e dans l’Annexe E.
Notre mode`le nous offre aussi la possibilite´ d’obtenir un langage de description d’architecture,
utilise´ des architectures de syste`mes varie´s, de structures de syste`mes d’exploitation, de caches
etc..,, ainsi que de comparer des architectures telles RISC/CISC, des mode`les de programmation,
ou de quantifier des syste`mes he´te´roge`nes.
Sur la base de cette formalisation, du langage descriptif et de la classification qu’elle apporte,
des activite´s futures peuvent eˆtre ensuite envisage´es, ce qui devrait permettre une approche plus
rigoureuse de la structure des syste`mes informatiques et de leurs caracte´ristiques.
Un nouveau mode`le d’ordinateurs est aussi propose´, dans lequel le troisie`me flot est structurable
(l’e´quivalent d’une unite´ I parame´trable). Suivant l’exemple et le bien-fonde´ des caches Harvard1
(par rapport a` ceux de type Princeton1), une nouvelle diffe´rentiation est aussi introduite sous la
forme d’un troisie`me type de cache, ce qui permet de ne plus postuler syste´matiquement la validite´
de la localite´ de re´fe´rences mais d’exprimer un ”pattern of references” adapte´ a` chaque application
et offrant une bien meilleure gestion des caches. Il est aussi tire´ parti de toutes ces caracte´ristiques
en faveur du traitement paralle`le. En particulier l’ame´lioration de la latence d’acce`s a` la me´moire
favorise le traitement superscalaire ou vectoriel. Il devrait en aller de meˆme pour re´sorber l’e´cart
existant au niveau de la communication entre les noeuds des processeurs paralle´les.
Notre mode`le nous sert aussi a` de´tailler l’apport que son imple´mentation apporte dans le traitement
des donne´es irre´gulie`rement structure´es, tant par leurs profondeurs d’indirection que par leurs
’patterns of references’. Des cas ge´ne´raux sont explicite´s suivis de trois cas spe´cifiques et concrets:
1. le fameux programme LINPACK; ceci nous permet de mesurer la sensibilite´ a` l’irre´gularite´
des donne´es de diffe´rentes architectures, ainsi que leur efficacite´ superscalaire,
2. le CERN Benchmark Jobstream; ceci nous permet de pre´voir une estimation de gain de
performance de 190% pour ce Jobstream et l’unite´ de performance qu’il de´finit.
3. le projet Paradys developpe´ pour la simulation paralle`le de circuits e´lectriques; Base´ sur
notre mode`le, les premiere`res mesures de Paradys ont montre´ une efficacite´ paralle`le de
l’ordre de 0,9. Graˆce a` l’imple´mentation et a` l’exploitation de notre approche, un acroisse-
ment du speedup global de l’infrastructure paralle`le de Paradys a e´te´ releve´ comme pouvant
aller de 14% a` 78% selon le taux d’origine d’acce`s me´moire.
Une de´finition d’une architecture von Neumann est enfin propose´e.
En conclusion, traitements algorithmique et symbolique ne se rejoignent pas ... hormis a` la
frontie`re du premier d’entre eux: en effet, notre e´tude met en e´vidence que l’architecture (ou
l’ensemble des noms mis a` la disposition du traitement algorithmique) est de meˆme nature que
1L’expression ’Harvard cache’, ou ‘Harvard structure’ en ge´ne´ral, vient de la conception des premiers ordinateurs:
le Harvard Mark III (1950) utilisait un tambour magne´tique distinct pour les programmes de celui utilise´ pour les
donne´es; ceci repre´sentait une de´marche toute diffe´rente de celle des machines conc¸ues alors a` Princeton qui utilisaient
un syste`me de me´moire unifie´, suivant en cela les recommandations de John von Neumann.
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le traitement symbolique. Leur diffe´rence re´side principalement dans le degre´ de complexite´ im-
plique´ ainsi que dans la manie`re dont l’ensemble des substitutions se termine (par une donne´e dans
le cas de l’architecture, par un symbole dans le cas du traitement symbolique). Il devient ainsi
clair que la manipulation de symboles re´alise´e dans le cadre de l’Intelligence Artificielle ou des
syste`mes alge´briques, rele`ve d’un me´canisme d’une nature semblable a` celui utilise´ pour re´aliser
une architecture, a` la nuance pre`s que l’alge`bre de transformations naturelles est remplace´e, par
exemple, par la logique du premier ordre ce qui offre un cadre cohe´rent pour traiter tout a` la fois
l’architecture des ordinateurs et le calcul symbolique.
1L’Indirected LinPack est le fameux programme LINPACK modifie´, pour lequel l’acce`s aux donne´es se fait
de´sormais au travers d’un niveau d’indexage introduit afin de mettre en e´vidence la sensibilite´ d’une architecture aux
irre´gularite´s de donne´es.
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Sure´rogations et Structure du document
Nous avons tout d’abord tente´ de saisir l’ensemble de la perspective ainsi de´voile´e.... hormis les
chapitre 8, 13 et 15 de ce document. Pour tenir compte des moyens limite´s et du temps compte´
pour ce projet, nous avons alors de´cide´ de prendre trois points pre´cis et de les e´tudier plus a` fond:
 Un aspect tre`s pratique en vue d’ame´liorer les performances d’une structure paralle`le mise
en oeuvre dans le cadre du projet PARADYS au Laboratoire de Syste`mes Inte´gre´s (LSI)
a` l’Ecole Polytechnique Fe´de´rale de Lausanne (EPFL), dont le rapport est contenu dans le
chapitre 13 de ce document.
 Une e´tude plus conceptuelle et the´orique concernant la taxonomie de l’architecture des ordi-
nateurs que l’on peut trouver dans le chapitre 8 de ce document.
 Une e´tude permettant de commencer a` relier notre mode`le a` l’Informatique The´orique tra-
ditionnelle, en proposant une e´valuation qualitative du concept d’architecture; un premier
article sur ce sujet constitue le Chapitre 15 de ce document.
 Les annexes A, B et C contiennent des articles publie´s au cours de notre e´tude et qui nous
ont servi de points de repe`re.
La structure de ce document correspond donc au de´veloppement de notre projet, hormis l’insertion
des trois chapitres contenant des articles plus re´cents:
Chapitre 8, Taxonomie:
Les dernie`res avance´es de la technologie des ordinateurs n’a fait qu’amplifier le besoin
croissant d’une classification exhaustive de l’architecture des ordinateurs car une grande
varie´te´ de machines paralle`les ont e´te´ conc¸ues et construites. Ces diffe´rents environnements
mettent en exergue des facettes architecturales bien spe´cifiques tel le superscalaire ou les
configurations massivement paralle`les. Cette e´tude, partie prenante de ce projet a` l’Universite´
de Gene`ve, caracte´rise les imple´mentations hardware des architectures d’ordinateur tout en
exploitant une formalisation de´veloppe´e dans les re´fe´rences [87, 88]. Le mode`le propose´
incorpore les contributions pre´ce´dentes dues a` Flynn, Skillicorn et d’autres, ce qui aboutit
a` une taxonomie plus large et plus profonde (un total de 49 classes) que celle initialement
propose´e par Michael Flynn. Deux autres papiers, base´s sur la meˆme se´dimentation de
classes, sont pre´vus pour traiter respectivement des clusters de syste`mes et des mode`les de
programmation.
L’article inclus dans ce chapitre, est pre´vu pour eˆtre publie´ dans le Journal of System Archi-
tecture.
Chapitre 13, Projet Paradys:
Donne le de´tail du design d’une infrastructure scalable, appele´e Paradys, de´veloppe´e pour
la simulation paralle´le de circuits e´lectroniques. Les premie`res mesures montrent une scal-
abilite´ encourageante (un facteur de quelques 0.9 en terme d’efficacite´ paralle`le) dont on
pourrait tirer profit sur des configurations paralle`les plus larges et/ou pour des simulations
de circuits de technologie ’deep sub-micron’. Cette bonne scalabilite´ est, en grande part,
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fournie par le hiatus me´moire ge´re´ par ShMC++, qui re´duit le nombre d’acce`s a` la me´moire
partage´e de l’environment utilise´.
ShMC++ est la premie`re imple´mentation de notre mode`le en vue de prouver son avantage
dans un cas concret. Les mesures effectue´es montrent que ShMC++ apporte un gain du
speedup global de l’infrastructure paralle`le Paradys qui va de 14% a` 78% selon le taux
original d’acce`s me´moire.
Cet article a e´te´ ’peer-reviewed’ et est publie´ dans les Proceedings of the 8th IEEE Interna-
tional Conference on Electronics Circuits and Systems, tenu en septembre 2001 a` Malte.
Chapitre 15, Computer Architecture vs. Turing Machine L’informatique s’est de´veloppe´e au-
tour du concept d’algorithme, ainsi en va-t-il de l’automate au coeur de l’ordinateur connu
sous le nom de processeur et ide´alise´ en tant que Machine de Turing. Par ailleurs, la con-
struction d’ordinateurs a entraˆine un lot important d’innovations technologiques afin de
concre´tiser une telle machine et surtout d’optimiser l’utilisation des ressources mate´rielles.
Cette foison d’inge´niosite´s est souvent regroupe´e sous le terme d’architecture. Cette e´tude
mene´e a` l’Ecole Polytechnique Fe´de´rale de Lausanne, cherche a` inse´rer l’architecture d’un
ordinateur avec la partie algorithmique prise en compte par la Machine de Turing. A par-
tir de la`, des e´le´ments ge´ome´triques sont exploite´s pour mettre en relation le comportement
d’un algorithme (dans le cadre d’une Machine de Turing) par rapport a` une architecture
donne´e. Nous cherchons de la sorte, a` qualifier la manie`re dont un algorithme utilise une
architecture d’ordinateur. Nous proposons une conjecture concernant la capacite´ requise
par une architecture pour absorber l’irre´gularite´ d’un algorithme a` acce`der ses donne´es.
Cet article publie´ dans ACM Computer Architecture News, June 2003 [101], tend a` exploiter
les perspectives ge´ome´triques sous jacentes au mode`le propose´ dans cette the`se.
Diffe´rentes annexes viennent comple´ter ou re´sumer le corps du document dont l’objectif premier
a e´te´ volontairement cantonne´ a` la description du moteur spe´cialise´ dans la compre´hension et
le traitement de phrases exprime´es a` l’aide de NL/1, moteur introduit en tant que generalized
mapping device. De telles extensions du corps du document concernent les publications parues
dans les Computer Architecture News (CAN) du SIGARCH de l’ACM
Dynamically managing the memory gap
L’intention de cet article e´tait de publier les premiers re´sultats des performances qu’impliquent
notre mode`le.
Il a e´te´ ’peer-reviewed’ et accepte´ dans le Workshop ayant pour sujet le ’Memory Wall’,
qui faisait partie du 27th ACM International Symposium on Computer Architecture tenu a`
Seattle en l’an 2000.
A Generalized Mapping Device to help the Memory Latency
L’intention de cet article, publie´ dans les ACM Computer Architecture News en decembre
1998, e´tait de faire le point sur le de´vellopement du mode`le que nous proposons.
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On Structured Data Handling in Parallel Processing
Cet article pre´sente les premiers aspects du mode`le que nous proposons et a e´te´ publie´ dans
les ACM Computer Architecture News en de´cembre 1995.
Suivent enfin,
References: contient les re´fe´rences bibliographiques communes a` toutes les parties de ce docu-
ment.
Glossary: contient un glossaire du vocabulaire commun a` toutes les parties de ce document.
A partir de la`
Comme le lecteur voudra bien s’en convaincre
1. l’aspect performances tel que re´alise´ dans le cadre du projet PARADYS a prouve´ eˆtre d’inte´reˆt....
il ne´cessiterait plus amples e´tudes pour pouvoir cerner la manie`re dont il pourrait eˆtre imple´mente´
dans du silicon.
2. l’aspect taxonomique devrait eˆtre poursuivi pour y inclure les diffe´rentes formes de couplage
(clustering, syste`mes distribue´s ou paralle`les, ...) ainsi que les mode`des de programmation.
3. le troisie`me aspect qui n’a pas fait l’objet d’e´tudes particulie`res consisterait a` de´velopper
un ensemble d’outils pre´dictifs, permettant de qualifier les architectures d’ordinateur en vue
de leur e´valuation pre´alable et de leur comparaison. Cet approche pourrait eˆtre intitule´e
Computer Architecture: a qualitative approach, un premier pas dans ce sens ayant e´te´
publie´ et inclus dans le Chapitre 15.
Le mode`le propose´ permet de de´crire l’ensemble des noms mis a` disposition de l’utilisateur d’une
manie`re simple et naturelle: c’est a` dire sans rajout d’une structure additionnelle refle´tant des
contraintes dues a` une technologie donne´e, mais simplement en prolongeant l’orthogonalite´ mise
en avant par Blaauw et Brooks (cf. Reference [22]).
En meˆme temps, ce mode`le fournit la base pour un langage avance´ permettant de manipuler les
noms, conduisant d’un coˆte´ a` une inde´pendance totale d’avec le mode`le de programmation, et de
l’autre a` pouvoir spe´cifier la manie`re dont les noms sont implante´s en machine.
Un autre avantage du mode`le consiste a` donner une base permettant de raisonner au sujet des noms,
leurs proprie´te´s et la manie`re dont ils s’articulent ensemble.
Enfin, le mode`le propose´ permet d’e´valuer comment les noms sont effectivement ge´re´s ainsi que
leurs diverses implantations.
Toutes ces facettes de notre mode`le semblent ouvrir une voie nouvelle, se situant juste entre le
mate´riel (Hardware) et le logiciel (Software), le long du N-Stream constitue´ des noms conside´re´s
d’un point de vue ge´ome´trique, ce que l’on pourrait nommer Shapeware.
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En queˆte d’une nouvelle sorte d’unite´ analogique
Les re´sultats de notre e´tude sont des signes encourageants qui devraient stimuler la construc-
tion d’un moteur permettant de re´soudre les situations auxquelles les inge´nieurs de la dynamique
des fluides, les physiciens des particules e´le´mentaires, etc ... qui ont l’urgent besoin de pouvoir
repre´senter leurs mode`les directement dans l’architecture de l’ordinateur (et non pas seulement au
niveau du langage de haut niveau) de telle sorte a` pouvoir changer dynamiquement (c’est a` dire
pendant l’exe´cution meˆme du programme) leur maillage ou grille.
D’une manie`re plus ge´ne´rale, le moteur propose´ devrait pouvoir venir en aide a` tout inge´nieur ou
physicien pour disposer, dans l’ordinateur, de ses donne´es accessibles de la manie`re avec laquelle
elle le sont re´ellement dans leur mode`le respectif, et non plus selon la manie`re platte, a` une dimen-
sion, qu’impose, jusqu’alors, le sche´ma d’adressage me´moire des ordinateurs.
Les sciences occidentales, au cours des 120 dernie`res anne´es a` la recherche d’une description de
la re´alite´, ont vu de grands chamboulements. Deux d’entre eux ont retenu notre attention dans le
cadre d’une e´volution possible a` long terme de l’unite´ propose´e dans ce document:
 Georg Cantor commenc¸a une e´tude se´rieuse des ensembles [29]. Au dela` de l’arithme´tique
transfinie, il montra principalement que les nombres transfinis ne sont pas tous de la meˆme
taille, c’est a` dire du meˆme ordre de grandeur. Les ensembles infinis qui peuvent eˆtre mis en
correspondance un-pour-un avec les nombres entiers, sont les ensembles infinis les plus pe-
tits. On les dit de´nombrables et Cantor les repre´sentent par le symbole -,. . Pour les nombres
transfinis plus grands, il utilisa les symboles -0/1&'-,2	&'-,3	&	4546454 Cette correspondance un-pour-un
(en fait un mapping selon les termes de ce document), que Cantor introduisit afin de pouvoir
caracte´riser les nombres transfinis, constitue en fait, un nouvel outil mathe´matique qui est
de´sormais appelle´ diagonalisation.
Kurt Go¨del continua sur la voie ouverte par Georg Cantor, et montra que le syste`me de
Hilbert ne peut pas eˆtre a` la fois consistent et complet[51]. Un tel syste`me est conside´re´
comme incomplet et la question de la consistence est appelle´e non-decidable. Le travail de
Go¨del permit de mettre en e´vidence le fait qu’il existe des e´le´ments non-algorithmiques
(c’est a` dire non-computables dans le plan algorithmique). Qu’il puisse exister de tels
e´le´ments qui ne soient pas accessibles par un algorithme, fut une pillule tre`s difficile a` avaler
pour les esprits occidentaux que nous sommes, tellement imbibe´s de l’he´ritage des Grecs de
l’antiquite´.
Les ge´ne´rateurs de nombre ale´atoire furent un sujet en soi, spe´cialement depuis la Sec-
onde Guerre Mondiale, parmi les physiciens des particules. La me´canique quantique donne
l’occasion de re´aliser qu’il existe des nombres au hasard qui ne peuvent pas eˆtre produits
par un quelconque algorithme (ce qui n’est pas des plus e´tonnants apre`s la contribution de
Go¨del), leur classification la plus re´cente (cf. Reference [86]) de´taillant leurs diffe´rences.
 En s’appuyant sur les ide`es ge`ome`triques de B. Riemann et le calcul tensoriel de G. Ricci,
Albert Einstein[37] est reconnu pour avoir durablement secoue´ notre cadre de pense´e, en in-
troduisant, parmi bien d’autres choses, le fait que nous sommes dans un e´ventuel continuum
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d’espace-temps. Son approche a e´te´ intense´ment de´veloppe´e, spe´cialement en cosmologie,
et des chercheurs, tel Thibault Damour[32], ont montre´ de grands talents pour de´velopper
des tenseurs de toute sorte afin de mode´liser les courbures de l’espace-temps. Dans la meˆme
veine, d’autres ont plus re´cemment montre´ que les e´quations de Newton peuvent eˆtre trans-
forme´es en e´quations de Schro¨dinger[105] a` l’aide de transformations covariantes.
La diagonalisation, les phe´nome`nes non-computables, les nombres ale`atoires, les tenseurs de
l’espace-temps orthogonal, les transformations covariantes d’e´quations de la physique, .... et peut-
eˆtre bien d’autres aspects de la re´alite´, ame`nent a` souhaiter un outil a` meˆme de mode´liser/copier de
tels aspects qui sont, par nature, orthogonaux au plan algorithmique que les ordinateurs ont fourni
jusqu’alors.
Si un tel outil/unite´ venait a` eˆtre de´veloppe´ (comme nous l’appellons de nos voeux), il devrait se
situer sur le meˆme axe que celui du generalized mapping device propose´ dans ce document et cor-
respondre a` une nouvelle forme d’unite´ analogique. Autrement dit, de´velopper une unite´ hardware
semblable a` celle du mode`le propose´, (bien entendu, cela permettrait de´ja` d’ame´liorer la manie`re
dont le N-Stream est pris en compte dans les ordinateurs actuels, et ainsi contribuerait a` continuer
a` faire fonctionner la machine e´conomique) mais cela pourrait aussi eˆtre les premie`res bases mod-
estes a` partir desquelles il serait possible d’analyser/de´finir/peaufiner les primitives ne´cessaires afin
de pouvoir simuler/mode´liser les aspects de la re´alite´ ainsi qu’exprime´s, il y a plusieurs mille´naires,
par un afflige´:
Les cieux sont l’ouvrage de tes mains,
eux, ils pe´riront, mais toi tu subsistes.
Ils s’useront tous comme un veˆtement.
Tu les rouleras comme un habit,
et ils seront change´s.
tels que les rapporte le Psaume 102.
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Abstract
A model is proposed to handle names in a computing environment leading to the identification of
a Third Stream. Different instances are exemplified to show how to parametrize this Third Stream
with sentences of NL/1, a language that is understood by a generalized mapping device. This lat-
ter is proposed as an assist to help the latency over the memory gap, specially to access irregular
data. The CERN Benchmark Jobstream - a classical yardstick in High Energy Physics - is taken
as a concrete case to measure the effects of such a generalized mapping device. Finally, Project
Paradys, an actual exploitation of the proposed model gives a realistic proof of the expected gain
in performance for such a parallel implementation of the approach.
After analyzing current trends in computer architecture, parallelism and symbol processing, we
propose to answer opened questions in these domains by formalizing the concept of architec-
ture. Our analysis leads us to note that these two aspects of computer science, architecture and
symbolic processing, are dealing with the same entities, names and symbols, but at different level
of complexity. The concept that we call ’architecture’ is the means by which names are managed
in a computer.
Based on such a formalization, we are then able to derive some first conclusions and to:
 introduce a new computing model,
 enlarge Michael Flynn’s taxonomy.
For concrete reasons, High Performance Computing (HPC) is in need of evaluating data irregular-
ities in parallel environments as much different as RISC, MPP or Parallel I/O.
In that perspective, we analyze also our model in spelling out its usage in handling data irregu-
larity which is considered in both aspects: the Depth of Indirection and the Pattern of References.
General cases are considered and applied to specific examples:
 the well-known LINPACK program; this allows us to measure the Sensitivity to Irregular-
ity for different architectures,
 the CERN Benchmark Jobstream; this leads us to an expected increase in performance (for
this Jobstream and the unit it defines) of 190 % for the same system improved with the
addition of our proposed engine handling the N-Stream.
 the design of a scalable infrastructure, called Paradys, developed for parallel circuit simula-
tion; early measurements of its scalability (some 0.9x of parallel efficiency) are encouraging
signs to measure on larger parallel configurations as well as to envision its application as a
general parallel infrastructure. This good scalability is, in great part, achieved thanks to a
dynamically managed memory gap, called ShMC++, reducing the number of memory ac-
cesses in the given shared memory environment.
ShMC++ is the first implementation of our proposal proving its benefit in a concrete case.
Actual measurements show an increase, due to ShMC++, of the overall speedup of Paradys
parallel infrastructure going from 14% to 78% depending on the original memory access
rate.
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A definition of a von Neumann architecture is also introduced, as well as a Superscalarity effi-
ciency.
Algorithmic and symbolic computings have nothing in common .... except on the border of the
former: indeed, our study suggests that architecture (the set of names available for the algorithmic
computing) is of the same nature as symbolic computing. Their difference mainly resides in the
degree of complexity involved as well as in the way the successive substitutions terminate (by a
data for the architecture, by a symbol for the symbolic computing). It therefore becomes clear that
symbolic manipulation either in AI or in algebraic systems, is of a nature equivalent to that which
is used to realize an architecture. The only difference is that the algebra of natural transformations
is replaced by the logics of the first order (in AI), which leads to a coherent framework to handle
both computer architecture and symbol processing.
Numerous further studies are then suggested to go on investigating the opened new field, coined
Shapeware, that should approach Computer Architecture in a qualitative manner.
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1 A Third Stream
1.1 Introduction
One of the problems in the development of Numeric Intensive Computing is the increasing im-
portance of complex regular and irregular data. By this, we mean data exhibiting structures like
vectors, matrices, multi-dimensional arrays, lists, trees, etc., which require the introduction of
complex indice structures for handling the individual elements of structures containing the objects
to be processed.
Data is often a function of independent variables, or dimensions. Some data can have five or more
dimensions and can be of rank 2 or greater. Often there is an association between the dimension-
ality of data and its geometry, called a mesh or a grid. Such a grid can become quite complex, its
structure can even be dynamically changed during the very run of the application.
This phenomenon is itself due to the complexity of the problems one is now able to consider with
the new processors along with the dynamicity of the data structures. Lately, this trend has been
highly stressed by the emergence of parallel systems.
The net result of this situation is that in the computing process, an increasing amount of time
is spent treating indexes thus reducing the amount of computing power dedicated to the actual
processing of data itself, as embodied in a program reflecting a given algorithm. Certain problems
are so much stressing this phenomenon, that they cannot be realistically modelized in a computer,
such as very fine analysis involving fluid dynamics or finite elements [116, 45, 54].
It is the purpose of our project to address this problem and find a way of introducing in today’s
systems, a type of auxiliary processor dedicated to the treatment of indexes in complex data struc-
tures, independently of the computing of data itself, thus alleviating the burden of this increasing
overhead.
In that perspective, we start by a throurough analysis of computer structures, the attributes of which
have so far been taken as granted. As a side effect, this leads us along the successive chapters, to
introduce and then formalize different pieces which will finally be gathered as a formalization of
computer architecture.
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1.2 Algorithmic Plane
Computing essentially concentrates on algorithms and computer languages - along with their syn-
taxes - in order to be able to describe these algorithms to a mechanical automaton. Syntax defines
the structure of expressions in a language and describes the rules governing the structure of said
language. The meaning of the term syntax is illustrated in Figure 49 showing a short sequence of
a program to be processed along the time axis. The time axis and the syntactic axis spread out a
plane, herein called the algorithmic plane.
In the following Figure, the algorithm is thus represented as a plane made of two axis: the syntactic
one and the time one:
Time Axis
Syntactic Axis
                ....}
Algorithmic Plane
Orthogonal valuation
of names
If (    ) then do {       }
else do { .......
Figure 3: The algorithmic plane and the valuation of names
1.2.1 Orthogonal valuation of names
We are now assuming that there is a new axis, referred to as valuation of names. This newly
identified axis is, in current programming practices, intermixed within the algorithmic plane. We
propose to handle it independently of the algorithmic plane; for this reason, we say that this new
axis is orthogonal to the plane expressing the very algorithm.
In the midst of our project, Blaauw and Brooks published ‘Computer Architecture, Concepts and
Evolution’ (Reference [22]) which has become a great encouragment on the path we have been
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working on. Indeed, those two pioneers, while spelling out the principles of quality of an architec-
ture, are stessing the principle of Orthogonality as
The principle of keeping independent functions separate in their specification.
That is what they do, separating the interface from the implementation (in so doing departing from
Hennessy and Patterson’s approach which is focusing on the implementation side - cf. Reference
[59] - ). Despite advocating for such an orthogonality, in their generative and assertive descriptions
Blaauw and Brooks continue to ’glue’ a meaning to the interface which is mainly (if not exclu-
sively) made of the instruction set, limitation that Hennessy and Patterson are stressing as a default.
Meaning
Interface
Implementation
Interface
Meaning
ImplementationImplementation
Interface
Meaning
orthogonality
Computer Design
Hennessy and Patterson
Quantitative approach
Blaauw and Brooks
Descriptive approach Qualitative/Geometric approach
Our project
Names ... N−Stream
Figure 4: Orthogonality and Computer Architecture
The term Meaning in Figure 50 corresponds to the valuation function  as detailed in Paragraph
1.4 for the memory, or the assignement of a part of the implementation in case of an instruction set.
Our analysis tends to strictly deal with the interface just ‘before giving control’ to the ‘Meaning
function’ such as just suggested.
As depicted in Figure 50, our approach is to further go on the orthogonality path, and to keep
studying exclusively the interface, e.g. the names, either the set of opcode, the addressing or some
other names the computing environment is made of. Our analysis is hence focusing on the analysis
of the concept of names in computing environments.
The necessity to have management of names orthogonal (i.e. independent) from programs per se,
is highly suggested by the following reasons
1. It is beyond any doubt that computing has historically benefited each time some items parts
of computing were considered or managed separately from other items, the quite famous
layering approach firstly introduced by ‘THE’ and thereafter mimicked numerous times will
suffice to validate such an assumption.
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2. Programming has been the subject of an intense preoccupation in view of its enhancement.
One of the well accepted topics in this vein has been the need to program without labels (i.e.
without GOTO) a principle underlying the Structured Programming based upon the Bo¨hm
and Jacopini theorem
This requirement to enhance programming is confirming us in the validity of our postulate:
to no longer rely on labels in a program comes down to get rid of names within the programs
and so to separate the matter related to algorithms or programs from the matter of names
what we have called orthogonality.
Along this new axis, the names of the functions to be carried out by a mechanical automaton as
well as the names of the data to be manipulated by the given functions are substituted into other
names to finally be evaluated (i.e. to be given a value or a contents), which leads us to more
precisely define what we mean by ”names”.
1.3 Names
Internal objects are given names, such is the case in particular for representations of external ob-
jects. A terminal name is a name related to an internal object; it is only used to identify the internal
object. A terminal name is what is used in direct addressing without further subsitution. However,
other names exist, though not directly related to any internal objects. We qualify these names as
”non-terminal”. In the context of the present document, the structure of the set of names within a
computer system is addressed, being either terminal names (e.g. direct addressing) or non-terminal
names (e.g. indirect addressing).
The role of names in computing environments, how they can be identified, how they relate to other
known entities (instructions, data) are examined all along this document.
1.4 Algebra of functions: valuation function
Most studies formalizing the concept of computing propose a function that F.-H. Raymond called
”valuation function” [137]. This function is symbolized by  .
 creates a relationship between each name of an external object representation (a terminal name)
and the representation itself.
Let B be the representation of an external object and A a name of that representation: classically
found in the different formalizations of the concept of computing,  is noted in the following
manner: =?>A@CB
(1)
In other terms, A is the container of contents B,  valuating the contents of A.
 is the function which to any name returns its object. By this means, internal objects become
useful (i.e. they can be used as such by the mechanical automaton, in case of direct addressing).
Generally, only terminal names are taken into consideration, but other names could exist as well
(or could be useful) such as in indirect addressing. Our approach is to formalize this universe
of names. For example the ”Alge`bre de Fonctions”, as defined in references [137, 139, 140],
considers that:
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1. Any internal object name is valuated by means of a function symbolized by  .
2. A function name must be understood by the mechanical automaton.
Our objective is to generalize these two principles of the ”Alge`bre de Fonctions”.
1.5 Valuation orthogonality
1.5.1 Introduction
The topic we are going to cover is dealing with evaluating names in an orthogonal manner. As
explained in paragraph C.3.1 regarding Figure 49, by ’orthogonality’, we mean the independence
of names from the different programs (applications, operating system functions) running in a com-
puter, also from the way names have so far been implemented, managed or maintained.
The model we are looking for, is intended to address this requirement in a better way than the
limited models one has found here and there in relation to the concept of architecture. In fact these
current models (such as the ‘Architecture of the IBM System/360’ in reference [5] or SNATAM, a
formal description of System Network Architecture, in reference [133]) are not actual models (as
detailed in Paragraph C.3.1) but merely a set of names assumed to be default-free, (without even
a clearly defined meaning to these potential defaults or flaws), along with a meaning attached to
each of them when considering instruction set as Blaauw and Brooks did.
1.5.2 Dependency on names
The models of names, which the user is dealing with, are most of the time influenced by the way
they are implemented, and very often by the way they are gathered more or less explictly together.
Three main kinds of dependencies exist:
 dependency on order,
 dependency on indexing,
 dependency on access.
In some architecture models, these dependencies cannot be easily differentiated.
1.5.3 Dependency on order
Names in a computer can be implemented in quite different ways, some models do not imply the
dependence on order, some others implying it in a limited or partial manner; such is the case of
classical memory addressing for which hexadecimal address x’000b’ is ”before” x’0010’.
1.5.4 Dependency on indexing
The concept of indexing leads to one of the most penalizing techniques in terms of dependencies
(and performances).
An index is a redundant name for a data, which conceptually is, in itself, a dependence.
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Its use has important performance implications, which have been identified by J. Backus.
Programming languages, that are mostly used along with today’s computers, are inspired from the
von Neumann computer. In a schematic manner, a von Neumann computer is made of three main
parts:
1. a central processing unit or CPU,
2. a memory,
3. a connecting tube which can transmit a word at a time between CPU and memory as well as
send an address to the memory.
Backus named this latter tube the von Neumann bottleneck. He noticed shrewdly that
”A large part of the traffic within that bottleneck is actually not so much useful data but
merely data names along with operations and data used in the unique perspective
to build these names”. [16]
This bottleneck is the source of many problems, indirection being the most common programming
practice typical of that approach:
the processing unit uses a name which contains a name which contains a name which
..... .... a name which contains a data.
Backus proposed to solve this von Neumann bottleneck problem exemplified by indexing in chang-
ing the art of programming and introducing a ”Functional Language” named FP following the
works of F. H. Raymond [137]-[144], but independently of them.
Such an approach is conceptually good, but the attempts to implement FP (or any algebra of func-
tions) ultimately lead to using indexing techniques, anyway (cf. [10], [11]).
The introduction of a programming language, such as FP or an algebra of functions, is on the other
hand incompatible with the current programming languages COBOL, FORTRAN, ..., which is not
a technical showstopper but in any case a major economic difficulty. As we are going to show, our
model should provide a way out of this limitation.
1.5.5 Dependency on access
Current architectures, though providing access to names, don’t allow (with the possible exception
of Capability-Based Addressing), control or synchronized access to these names.
Such control mechanisms, for accessing or synchronizing resources, are then imposed as require-
ments to call, at the right point in time, the proper routines (centralized in the case of an operating
system) in charge of these mechanisms.
Such an approach has the following drawbacks:
1. ”add-on” of the necessary mechanisms ”over” the base architecture,
2. requirements put on programs to call such mechanisms at the proper point in time,
3. difficulties to generalize these mechanisms while sharing resources between two operating
systems.
In summary, current architectures create a dependence for application programs on accessing
names (also known as resources).
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1.6 I- and D- Streams
Thanks to M. Flynn’s early contribution to the field, computer scientists have been able to recog-
nize two distinct streams, the Instructions (I-) and the Data (D-) Streams. This two-dimensional
denotation was also possibly implied by Professor Niklaus Wirth, when he expressed that:
Data structures plus algorithms equals programs
Let us analyze the meaning of those two elements, classically identified as streams. These two
streams have quite often been intermixed at the hardware/implementation level. They have any-
how, been conceptually fruitful: the Harvard structure for caches, the distinction made in handling
parallelism, between control-driven and data-driven, have their roots in M. Flynn differentiation.
Though conceptually undertstood by most computer scientists, these two streams have been lack-
ing some precise definitions.
A Turing machine is handling an I-Stream, with no D-Stream involved. Hence, we can define an
I-Stream as a computer reduced to a strict Turing machine (this is what we do in the appendix
dealing with Taxonomy, where we introduce a new class of architecture: SIO1D ).
The Calculator, is very close to what a computer reduced to an I-Stream, can be.
A D-Stream, on the other hand, has been progressively introduced in computers, to obtain what
is known nowaday, as a Data Computer. A D-Stream is normally linked with (or related to) an
I-Stream from which it cannot be easily distinguished. There are two cases where a D-Stream
appears clearly as such (i.e. distinct from the I-Stream):
1. The SIMD class of architecture where one single I-Stream is handled along with several
(multiple) D-Streams.
A D-Stream is a succession of data points which have to be processed (or computed) time-
wise in a dependent manner. A D-Stream is hence a set of data points which have to be
handled/computed sequentially.
2. A newly proposed OIMD1 class of architecture where there is no I-Stream, only independant
streams of data. These independent D-Streams can be run in parallel and give the basic
structure of Data Flow machines (more on this in the Appendix entitled Taxonomy).
A D-Stream can then be summarized as a set of successive dependent data points. From this
definition, when dealing with several distinct D-Streams, we can have them run in parallel, hence
opening the way to data-driven parallelism.
1.7 Interactions I-/D-Stream
The following four types of interaction can be noticed between these two classical streams:
1. In the xIOD1 or OIxD1 class of architecture, there is no interaction between the two types
of streams.
1Enlarging M. Flynn’s taxonomy we propose in Appendix Taxonomy, to consider Single or Multiple Streams, but
also the case when there is nO Stream of a given type, that is what OI or OD respectively mean.
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2. In the SISD class of architecture, certain parts2 of the I-Stream are interacting with the D-
Stream: i.e. the set of points where the I-Stream is made up of instructions handling (or
computing) data points. However, there are other points of the I-Stream which are made up
of other types of instructions such as Branch/return, with no interaction with the D-Stream.
3. In a SIMD class of architecture, there is one I-Stream made up of different sets of points:
some parts are interacting with the multiple D-Streams, some are simply made of in-
structions such a Branch/return (just like for the SISD class of architecture). The parts of
the I-Stream interacting with the multiple D-Streams, have (by definition of a D-Stream) the
possibility to be run in several independent (or parallel) instances on the multiple D-Streams
specified; such is the case of the Vector or Superscalar type of machines.
4. In a MIMD class of architecture, one I-Stream can interact with the multiple D-Streams in
a manner similar to the SIMD class of architecture. However, there are also interactions
between the different I-Streams; they can take different forms such as message passing,
atomic operation codes or points of synchronisation.
1.8 I-/D-Stream: Summary
We have so far just defined in a more specific manner, what we understand by the classical I- and
D- streams. Based on these new definitions, we are now able to introduce a Third Stream, dealing
with names.
1.9 A third stream
Our analysis leads us to identify a third stream beyond the classical ones introduced by Flynn,
namely the instruction and the data streams (these two Flynn’s streams correspond to two classical
types of elements of a computer, namely the instructions and the data), that the von Neumann
machine accesses in a similar manner within the computer memory.
It should be noticed that, though not identifying a third stream, Hockney and Jesshope [64] are
speaking of three elements, two of which can easily be identified with the instruction and data
streams (respectively ‘instruction’ and ‘execution’); the third element is ‘memory unit’, the nature
of which cannot be related to Flynn’s taxonomy.
Our model allows us to identify a third element of a computer, called a name, which has not so far
been handled seperately from the data, but which constitutes a new element, handled in our model
by a new third stream, the name stream.
According to our model, a computer is made of terminal names (i.e. direct addressing), and non-
terminal names such as the ones used in indirect addressing. When a computer handles such
non-terminal names in quite a systematic1 way for either accessing instructions or data, it is said
to embody a name stream.
2Each part of an I-Stream is made up of a set of points; the same way a D-Stream is a set of successive data points,
the I-Stream is a set of points, constituted by the successive addresses of the operation codes being executed.
1By ‘systematic’, is meant ‘for almost all the names used/known by a program’. Is not considered as constituting
a name stream, the modification of a name (i.e. an address) by adding to all the names the contents of a specified
memory register. This latter is indeed part of the modus operandi of a von Neumann machine (cf. [169]) and is hence
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1.9.1 Interaction N-/I-Stream
loopfunction call
branch
return
Figure 5: N-Stream shaping up I-Streams
As depicted in Figure 5, the successive addresses (or names) from which instructions are to
be fetched (to constitute the I-Stream) are part of an N-Stream. Until now, the two streams have
conceptually been intermixed; we propose to differentiate them:
D The I-Stream being composed of instructions to be handled solely by the mechanical au-
tomaton (also classically known as a processor).
D The N-Stream (as related to the I-Stream) being composed of the successive addresses from
which instructions are to be fetched, in order to build up the I-Stream.
In the first example, the Branch/return type of instructions are mere directives giving a shape to
the I-Stream, typical of the function call. A loop, on the other hand, is also part of the N-Stream,
leading to a specific shape of the I-Stream.
1.9.2 Programming without labels or GOTO-less programming
Different attempts have been made to free programming from internal name dependencies, such
as:
D programming without labels
D programming without GOTO
not taken into account in triggering the existence of a name stream.
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D structured programming
These attempts had a set of similar goals:
D to make programs more readable
D to ease program maintenance
but also in a more general manner as expressed in the article of [144] by F.-H. Raymond:
D to allow one to express program loops semantics avoiding labels.
One thing we should notice in such an approach is that suppressing internal names (labels) from a
program, leads to the concept of a somewhat orthogonal substitution of function names.
Such an approach, in fact, suggests an aspect of the model we are looking for, in introducing a
recurring substitution of function names; we are taking it only as a ”sign-post” on the way toward
our model.
1.10 In search of the Third Stream
Today programming doesn’t point out a third stream as such. However it exists in different places
as shown in the following simple C program, for example:
#include E iostream.h F
#include E string.h F
#define MAX SIZE 4
main()G
int n=MAX SIZE;
int i;
int tableau[MAX SIZE];
for(i = 0; i E n; i++)
G
tableau[i]=i; H
return 0;H
This simple C++ program goes through an array of one dimension using an integer i. It is generally
said that the loop (e.g. integer i) is used to index an 1-D array, or more accurately that i is used
to go through the array. This array is updated within the loop, using the same integer i for both
controlling the loop and going through each element of the array. The successive values taken by i
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are, in fact, building up an N-Stream I"JLKAM
GONQP'R<PTS<PVUWH
(2)
In the given example, this N-Stream
I
i is shaping up the I-stream (i.e. controlling the loop) and
the D-Stream (i.e. going through each element of the array).
1.11 Conclusion
The first step of our work is to identify a Third Stream along which names are handled. For
instance, the N-Stream is shaped up (or distorted) by the Branch/return instructions, in order to
build up the I-Stream, some parts of which are also interacting with the D-Stream(s). In current
programming practices, N- and I- Streams are related when keywords such as while and if are used
to express control structure. We will leave more thorough investigations regarding relationships
between N- and I- streams to further studies.
The type of interaction between N- and D- streams constitutes the core of our project and will be
more thoroughfully covered within the body of this document, and very specifically in Section 11.3
Program Structured Analysis of the Chapter dealing with the handling of data irregularities.
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2 Toward a generalized mapping device
Having introduced a Third Stream, we now analyze its structure.
2.1 I/O gap: Virtual Memory
The concept of virtual memory is based on a replacement of names (or a substitution of names);
indeed, a name belonging to the virtual memory is substituted by a name belonging to the real
memory. In other terms, a virtual memory is embodied as a mapping from the name of an object
(generally a byte) to its position in real memory.
2.1.1 Toward a definition of a substitution
By name substitution, we mean the act of changing a name in a given sentence by another name:
’Paul is  driving a car’
’John is  driving a car’
substitution
2.1.2 Substitution isotony
This definition directly leads to underline the main characteristics one should expect of a substitu-
tion: its isotony. By isotony, is meant that the substitution of a name by another one, ”respects”
the syntax of the sentence, i.e. the syntax of the sentence after substitution is still valid (assuming
it was so before hand).
It is indeed the case for the virtual memory where the order between names in the virtual memory
is ”carried over” by the executed substitution into the order between names of the real memory1.
This is depicted in the following commuting diagram:
2.1.3 Substitution simultaneity
If we take the case of IBM System/390 virtual memory, a sentence is an instruction, itself made
up of an operation code and of one (or more) operands. These operands are the names part of the
virtual memory, their substitutions may be carried out simultaneously.
This simultaneity of substitutions is happening more generally as a general sentence is made up of
several names. As part of our model, different substitutions can so be carried out simultaneously
on the different names of a given sentence.
1This is true as viewed by the program running in virtual memory, but, because of the real memory structure in
frames (the container of a page), this is true only modulo the size of a page, as viewed by a program running in real
memory.
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Figure 6: Substitution isotony
2.2 Binding a program to a machine
The way to fill what is classically called the semantic gap cf. [119] can be carried out by different
means and at different times.
Note: By semantic gap, is meant the size of the void (which can be very large, hence the term
gap) between the language used by the programmer (COBOL, FORTRAN, PASCAL, ...) and the
machine language available on the machine (via the computer architecture).
To bind a program to a machine has been described by G. Radin (cf. [136]) as:
D the process increasing or transforming a program with complementary information so that it
can be executed.
We will define this ’binding’ in a more precise and more global manner as:
D the process making known how to substitute any name of the program with a name of the
machine so it can be executed.
To bind a program goes into two dimensions, one is time which goes from the time the program
is written until its execution, the other is the set of informations with which this substitution is
carried out.
Let us review this process. Considering the substitution of one program sentence into a machine
sentence, the time dimension can be divided into the following steps:
1. Substitution at time of program writing
2. Substitution at compile time if it is a compiled language
3. Substitution at ”link-edit” time
4. Substitution at load time
5. Substitution at sub-program calls
6. Substitution due to the execution of a preceeding sentence(s)
7. Substitution at time of the execution of the sentence
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D Step 1. The first substitution represents the set of decisions taken at time of program writing,
decisions which will stay inalterable from then on. For instance if one has written
A:=A+3
such a sentence is dependent upon the value 3. This can be avoided in writing:
A:=A+N
which allows one to delay the moment N will be substituted. Another instance of this first
type of substitutions is the inclusion in the program of sentences dependent on a given ma-
chine. Such a dependence is the main difference between Assembly language and languages
such as COBOL or FORTRAN.
D Step 2. Initially, most of the current systems were handling a great part of the substitutions -
and so were binding the program to its context - at compile time. Identifiers as well as sen-
tences in the programming language are substituted respectively by addresses and sequences
of machine instructions. At the time of such substitution, i.e. when compiling, an attribute
is assigned to each data, which will not be modifiable afterwards. At the very beginning of
current programming languages, the compiler was even creating an object program, the exe-
cution address of which was already ”frozen”, the execution addresses being not substituted
at compile time.
D Step 3. System having a means - distinct from compile - to bind main programs with subpro-
grams. This allows one to postpone the substitution of subprograms addresses in the main
program.
D Step 4. Other substitutions are carried out in general at the time of program loading in the
perspective of its execution. These substitutions deal mainly with the location (hence the
address of the program) in the memory where the program is to be executed.
D Step 5. System functions exist allowing also to bind main programs and subprograms at
execution time, just before the call to the subprograms. A substitution is then carried out,
generally at the level of local variables or of the arguments passed to the subprograms.
D Steps 6-7. Other substitutions are also carried out at the precise time of the execution of the
program sentence, having a dependence relative to the preceding sentences; such is the case
in this sentence depending on an index:
A(I):=B
The best known type of this kind of ’at time of execution’ substitution is the virtual memory,
which will be our first instance of an N-Stream, i.e. a substitution of successive names
handled automatically and transparently (in an orthogonal manner) by the computer.
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Reviewing these substitutions and mainly the time when they are carried out, shows us that the goal
of enhancing languages, operating systems as well as machine architectures, has lead to postpone
- or delay - to the latest possible time these substitutions to gain in program independence relative
to their environments. Such late substitutions also known as lazy evaluation techniques, prevalent
in some environments such as Mach, are typical of that approach.
These constant efforts have:
D masked the fact that independence and substitution are opposed
D led to different dialects quite different from one another, in expressing these substitutions.
A formalization of the architecture concept must then provide a model (hence a unique language) to
allow one to specify when the substitutions should be carried out, along with the set of informations
needed to achieve these substitutions.
2.3 Virtual Storage: example of a name stream using our notation
To give an informal idea of what a name stream is made of, one can take as an example the ‘virtual
storage‘ handling mechanism where a virtual name (part of a
I
virtual name space) is substituted
by a mapping X xlation into a real name (part of a
I
real name space). Such quite a common
mechanism and the elements it is handling, have nothing to do with either instructions or data,
but very specifically with names. Though quite simple in the case of a virtual storage, this set
of successive names nevertheless constitutes a name stream according to our model. Other, more
elaborate, structured name streams have been proposed such as in [95]. Virtual storage is a first
instance to exemplify the Third Stream. It is expressed with our model in a formalized manner (cf.
Figure 54) through the following sentence:
X Y[Z#\W]
J#^`_ a I0bdc
\eZ
P
I0f%J+b
]dg[\eZ (3)
and is thus characterized by one mapping. The given sentence, which is expressed in NL/1, a
language formally introduced in Chapter 7, specifies that the space
I
virtual is transformed by
the functor X xlation into the space
I
real, assuming that both spaces as well as the functor have
already been defined to the generalized mapping device considered . Such a sentence activates the
functor X xlation which substitutes a succession of names belonging to
I
virtual with correspond-
ing names in
I
real, making up what we call a name stream.
2.4 Conclusion
One classical aspect of the Third Stream resides in the fact that it is being made up of mappings,
such as virtual storage. Our objective is to further analyze this new stream and to formalize it in
order to allow us to clarify its structure and so to be able to build up a generalized mapping device.
The objectives of our analysis are to find out the required parameters for a mapping device in order
to encompass the broadest possible range of structures along this newly defined N-stream.
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3 Ordering names
We now try analyzing how names are set together in computer systems and in so doing let us firstly
review some aspects of data access, followed by some formal aspects.
3.1 Memory gap: Vector processing
Trying to obtain full benefit of their processing power, the so-called SuperComputers of the 80’s
were providing vector instructions and pipeline structures to introduce concurrency (or temporal
parallelism) in array processing. It has been the most concrete example of an SIMD structure,
following Flynn’s scheme.
More recently, Intel with its MMX Technology [170], (re)introduced a SIMD structure in its Pen-
tium, Pentium-Pro line of products. This has been done to speed up multi-media processing, in
exploiting inherent parallelism in the implementation of the architecture [128, 129].
3.2 Irregular Data Structures: definitions
Data is often a function of independent variables, or dimensions (e.g. space, time, energy, ..).
Some data can have five or more dimensions and can be of rank 2 or greater (rank 0 is commonly
a scalar, 1 a vector, etc). Often there is an association between the dimensionality of data and its
geometry, called a mesh or a grid. Such a grid can become quite complex, its structure can even be
dynamically changed (cf. [121]) during the very run of the application.
A result of our project is to benefit from a framework suitable to develop an extension to High
Performance Fortran, handling dynamically changing complex data structures, and to adjust per-
formance expectations using a specialized hardware to assist its implementation.
3.2.1 Trivial Data Structure
A data structure is considered to be trivial when the data can be directly accessed through the
indices characterizing its location in the rank. We are then talking of direct addressing.
For example, dense matrices calculation or calculation based on structured meshes belong in this
category.
3.2.2 Static Complex Data Structure
A data structure is considered to be complex when, it is no longer possible to access it directly, but
it requires one, or a chain of, operations to determine the address of the data in terms of the indices
characterizing its location in the rank. We are therefore talking about indirect addressing.
A Complex Data structure is said to be static when the structure is known and defined in advance
and does not change during the calculation. In such cases all, or part, of the indirections may be
resolved beforehand.
For example, compressed sparse matrices or simple unstructured grids represent Static Complex
Data structures.
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3.2.3 Dynamic Complex Data Structure
A Complex Data structure is said to be dynamic when, during the computation, the structure de-
pends on and/or evolves both in its nature and in its size. The indirections have then to be resolved
during the actual calculation. In consequence, in such cases, an adequate memory management
scheme is also required.
MonteCarlo simulations, due to their random nature, and unstructured moving/adaptative grids are
described by Dynamic Complex Data structures
This project is intended to provide the conceptual framework allowing the building up of an en-
vironment to dynamically prepare both static and dynamic complex data structures for Numeric
Intensive Computing (NIC for short). These will be called, for the sake of simplicity, non-trivially
structured data, from then on.
3.3 Irregularity: in summary
As reviewed in Appendix H, entitled Irregular Data Structures: some examples, the require-
ments are numerous to handle so-called irregular data. However, current parallelism (either at the
processor or at the system level) does not address the point in a satisfactory manner, witness Vector
processor or HPF inadequacy to exploit processor speed for these kinds of data. To give a concrete
meaning of the matter, it has actually been measured that on a Superscalar processor able to po-
tentially run 5 instructions per cycle, the achieved rate for High Energy Physics (HEP) data is in
fact 0.8 instruction per cycle1, data being not accessed at the necessary rate because of too many
indirections having to be handled along the von Neumann bottleneck.
3.4 Instances of different orderings in computer architecture
Very wellknown and basic instances of names ordering are given in this paragraph. A lot of those
instances are part of the interface 5 of computer architecture as depicted in Figure 11.
Computer memory: A computer is made up of different mechanisms one of which is the memory,
which is a set of byte names.
However, this set is not a ’tohu-bohu’, but has an order which is implicit in the term ’address’
which denotes the position of a byte relative to the beginning of the memory. These names are
thus ordered, they are addressed: if a byte can be referenced by the name 321, it is ”after” or at a
”greater” address than the byte which can be referenced by the name 320. It is clear that this order
is total.
A total order between names, is required as an architectural aspect of a memory.
Abstract objects: Some computers have been providing programmers with abstract objects, such
as the IBM System/38, the Intel microprocessor iAPX432, or the structures of the IBM System/390
Coupling Facility, at the center of the form of clustering known as the Parallel Sysplex.
By abstract objects, is meant that the physical aspects of these objects are hidden by the archi-
tecture and their properties or forms are only defined via the transformations that are possible on
them. These transformations, which are the only possible means to give existence or consistence
to these abstract objects, imply an order between these objects.
1Personal communication of Sverre Jarp, Atlas experiment, CERN.
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In a similar manner, these objects are very often placed in sets within which an order exists.
Computer instruction set: A computer is necessarily made up of a set of instructions, each of
them representing a specific function. When at run time, the program references a name from this
set, (generally equivalent to an instruction), the function identified by that name is executed by the
mechanical automaton.
These names called ”instructions”, are not structured per se with a strict order but necessarily by a
good order.
Common ground, order: The common characteristic of the way names are set together is the or-
der which places them in relation one to another, which we formalize as morphism, and implement,
in our proposed engine, as ordering.
3.5 Review of category concepts
To develop our model, we use a mathematical tool called a category [114], a brief review of which
is given here. It will help us express properties of names that have not yet been pointed out.
From using a formal tool for our model, one can also expect a clear and unambiguous framework
allowing us to speak of names in computing environments. If such a formal model is known by
some automaton, (in fact the generalized mapping device we are considering to build up from
our model), one can also expect this latter to automatically handle names in a computer along with
(and in a similar manner as) instructions and data, classicaly handled by the mechanical automaton
originally formalized by people like Dana Scott [155] Mc Carthy [111] or F.-H. Raymond [137].
The following abbreviations are used:
’Hom’ for Homomorphism; ’X’ for the cartesian product;
’a’,’b’,’c’ for the individuals of set h
Let h be a set, we say
X
a ij
k
jl
Hom(a,b)
with (a,b) mnhpoqh
P
with (a,b,c) mnhpoqhpoqh
r
js
j
t
(4)
is a category (the individual’s set of which is uﬃv!X,w
M
h ) if and only if:
1. for any vyx
PTz
w{mnhpoqh
PT|~}d
vyx
PTz
wm~vyX,w is a set of morphisms
2. for any xmnh
P
vyxw
K
x xv

vyxwm
|~}d
vyx
P
xw)w is an application called identity noted 1a.
3. for any vyx
PTzPTŁ
w{mnhpoqhpoqh

vyx
PTzPTŁ
w
K
|~}d
v
zPTŁ
wo
|~}d
vyx
PTz
w
|~}
v+x
PTŁ
w
is an application called composition of morphisms from a to b and from b to c.
4. (axiom of unitarity), for any vyx
PTz
w{mnhpoqh and any m
|~}d
vyx
PTz
w ,
we have z.1a = z = 1b.z
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5. (axiom of associativity), for any vyx
PTzPTŁdPT
wmnhpoqhpoqhpoqh and any
v+ 
P

P
:w{m
|~}d
v
ŁdPT
wo
|~}
v
zPTŁ
wo
|~}d
vyx
PTz
w (5)
we have
vy #5w'
M
 v+:w (6)
Note that objects of a category are called ’individuals’ to avoid ambiguities within this description.
Henceforth, a category  is defined by:
D the set of individuals uvyw
D the set of morphisms v+w
D the set of identity morphisms 1x.
Examples of classical categories are:
(Set) is made of
(individuals) all small sets
(morphisms) all functions between them
(Grp)1 is made of
(individuals) all small groups
(morphisms) all morphisms of groups
(CRng)1 is made of
(individuals) all small commutative rings
(morphisms) their morphisms
The concept of category is used in this document to formalize a space of names structured by an
ordering.
1Grp stands for ’group’; CRng for ’commutative ring’.
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3.6 Definition of a space
In order to be able to better describe the present model, the following is defined. If h , is the set of
names, a space
I
is a category2 made up of:
D a finite subset of h , named uﬃv
I
w
D a unique morphism

m~v
I
w , for any pair v#
NQP

R
wmvuﬃv
I
w{ uﬃv
I
wﬃw
D an identity morphism 1n, for any name nm uv
I
w .
Note that individuals of a category
I
, are internal object names. For this reason, objects of a
category have been specified in this document as ’individuals’, to avoid potential ambiguity. In
addition we make the following remarks regarding spaces:
D A terminal space is a space made up of terminal names.
D There exists an order between names formed by the morphisms v
I
w of a space.
D An order can be looked at as a morphism, in the manner shown below for integers with a
natural order. The concept of order is, in this way, a morphism between any objects of the
set.
N

R

S
 ¡¡¡O¢
D A set of names can be partitioned by taking a subset of names among h , to build uﬃv
I
w . It is
herein postulated that a pair ( uv
I
N
w
P
uv
I
R
w ) is such that
uﬃv
I
N
w*£nuﬃv
I
R
w
M¥¤
(7)
If, in practice, this first axiom (120) is not verified, it is accepted that it will always be
possible to split uﬃv
I
N
w and uﬃv
I
R
w , so it could be verified. The set of names h is finite. When
partitioning h , one gets a finite number of uﬃv
I
w , and hence a finite number of spaces
I
.
3.7 Some examples
The following C statement
v
J,M§¦
P
J
E
M
U¨P
JW©ª©
w (8)
contains together different meanings such as:
D the loop control handled by i,
2As defined in the previous paragraph.
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D the indexing access that might be done with i, (though it is hidden within the very algorithmic
part of the loop and is not expressed within such a statement per se),
D a part of the algorithm itself, as i is to be incremented in a certain specific way by the operator
++ presumably suitable to the given algorithm.
Such a classical C statement can be expressed in an equivalent manner through our model asI«J0KM
v

^¬b­LcOb
P
¦
P)U
w (9)
with

order being the translation of i++ in the C statement
0 specifying the first name of space
I
i
4 specifying the last name of space
I
i, hence its cardinality.
It hence generates the following space: I"JLKAM
GONQP'R<PTS<PVUWH
(10)
for which
uv
I«J
w takes the following value: 1, 2, 3 and 4,
morphism m is the order implied by the ++ keyword,
This representation has the advantage of showing explictly what is implied in most programming
languages of today. In this form, it is clearly seen that
D a name stream is being built up through the different values taken by i,
D this name stream is explicitly called
I
i, it can easily be identified,
D the classical ++ to increment an index, is actually the order structuring the name stream,
D other orders can be defined
D the control of the loop as well as the indexing of the data structure are expressed separately
from the pure algorithmic part, it is hence easier to be compiled unto a specialized piece of
hardware such as the proposed generalized mapping device.
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3.8 Control block chaining
Control blocks in operating systems are representing resources, similarly data structures, in pro-
gramming, form a representation (model) of the way data are related in the real world. There are
several ways to chain control blocks, or data structures.
As an example, we will take the one classicaly depicted in Figure 7: The chain itself is a space of
p® ointer0
p® ointer1
p® ointer2
p® ointer3
null
Figure 7: Control blocks chaining
names made of the different successive pointers:I«¯°
\
J+_±KM
GT²¬}d³
`´µ	¶
¦
P!²e}³
`´µ	¶
NQP!²¬}d³
´µ	¶
R<Py²¬}³
`´µ	¶
S<H
(11)
Other types of contro block chaining (or data structures) are used, that correspond to different
spaces of names, ordered by their position within the chain. Heavy usage of such chaining (either
with control blocks by operating systems, or with data structures by some programs, such as the
HEP applications) lead to believe that direct handling of such orderings by some specialized engine
would necessarily trigger noticeable enhancements of their overall performance.
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4 Mapping name spaces
Having noticed that the third stream is created by mappings handling spaces structured by order-
ings, we now illustrate how these items fit together and how they are concurrently handled by the
proposed generalized mapping device.
To achieve this, we will also start, informally at this stage of the document, to use a new language
called NL/1
4.1 Isotony
Isotony is the characteristics of a transformation being transparent to the sets of names (
I
1 and
I
2) (and their ordering structures) it is transforming, i.e. it carries over the ordering structuring
space
I
1 unto the ordering structuring space
I
2.
4.2 Functor
A functor is a morphism of categories, i.e. an isotonic transformation, transforming a category in
another one, used to formalize a mapping, which transforms a name space in another one, while
carrying over the ordering structure of the given name space.
This isotonic attribute of a mapping is what allowed us to formalize it as a functor and is one the
key to understand how it is articulated with the morphisms (i.e. orderings) structuring the spaces.
4.3 First sentences in NL/1
We now gather sentences already mentionned, in order to introduce a language suited to express
the structure of a N-Stream, we call it NL/1 for Names Language/1; its formal grammer can be
found in Chapter 9.

^¬b­[cb·a
¹¸¨º¼»:½W¾<º<¿ À¾OÁ<Â:¾ (12)
The sentence indicates that a corresponding known (and/or provided) algorithm be assigned to the
corresponding ordering morder1. The name of the given algorithm is given on the right side of
a
 .
The following two spaces are introduced to respectively describe a virtual storage
ILf
and a real
storage
I«b
:
I0f±KAM
v

^¬b­[cOb
P
¦
PÄÃÅdÆ
Âw (13)
I0bKM
v

^¬b­[cb
P
¦
PÄÃÅÆ
Âw (14)
For the sake of simplicity, these two sentences are just defining
D two spaces,
1We are assuming that implementations of our model have either a predefined set of algorithms and/or that new
algorithms might be defined.
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D structured by the same ordering morder,
D starting with the name ‘0’ and with a cardinality (i.e. a size) of size.
These spaces are handled (i.e. mapped) by the following mapping:
X
a I«bÇILf
(15)
This sentence expresses the fact that names of space
I
v are substituted into names of space
I
r
by means of the mapping f, which is assumed to be already defined in the generalized mapping
device.
These sentences are some instances of what is possible to express through NL/1. Other possible
sentences of NL/1 will be introduced as more elements of the structure of the name stream will be
identified.
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5 Combining mappings
5.1 Layering architectures
Let us review first some steps in the evolution of the concept of architecture. In so doing, we try
to identify main names management properties in order to generalize them and insert them in a
formalization of the concept of architecture. As computing evolved, it became very quickly clear
that given the benefit of isolating managements of names from one another, it was also interesting
to realize successively different substitutions.
Such is the case for the sequence of substitutions:
1. real memory E – virtual memory
2. absolute memory1 E – real memory
in the IBM System/390 MP capability, as well as in a more general manner, the case of many
implementations of layering structures in the style of ”T.H.E.”.
5.1.1 Substitution composition
The following sequence of substitutions is taken as a composition of substitutions:
’Paul is  driving a car’
’John is  driving a car’
substitution
’The son of Peter is  driving a car’
substitution
This is a clear case where mappings need to be combined by some operators. That is what is
confirmed by the concept of virtualization which will allow us to continue to build up our model
by introducing new tools in that perspective.
1In the given architecture, an absolute memory is the one specific to a given processor of a multiprocessing envi-
ronment.
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5.2 Virtualization
At the beginning of the computers of the 60’s was CTSS, the ”Compatible Time-Sharing Sys-
tem”. Papers discussing the idea of a time-sharing system began being published around 1959.
There followed a period of experimentation at MIT and other institutions. Memory relocation or
more generally virtual memory were the mechanisms considered to achieve time-sharing system
requirements. Late in 1964, Bob Creasy and his group at IBM’s Cambridge Scientific Center be-
gan building CP-40, which drew heavily on the lessons taught by CTSS. It was then decided that
the cleanest way to protect users from one another and to preserve comptatibility as the new Sys-
tem/360 design evolved was to use the System/360 Principles of Operations manual to describe the
user’s interface to the Control Program. Each user would be provided with a complete System/360
virtual machine (at first called a ”pseudo-machine”) [1]. Virtualization was so conceived as a Con-
trol Program interface that would duplicate the System/360 interface. This was first done entirely
in software, except for virtualizing memory (which later exploited the newly available hardware
for page faulting and dynamic relocation of storage addresses, designed for the System/360 Model
67).
5.2.1 The Venice paper
A formal description of the virtualization concept was developed later mainly by R.P. Goldberg at
Harvard University. The study of Virtualisable Architectures has given the starting impulse to this
architectural trend which was externalized in 1972 and become known as the Venice paper[49].
Studying which architecture is virtualizable, and which one is not, U.O Gagliardi, R.P. Goldberg
and others developed a formalisation of virtual machines concept which can be summed up, as
depicted in Figure 8, in the following manner[53]:
f
RV
transformation f
x
x
f
x
f
t
RV1V1.1
f recursivity
points t and e (denoted by x) are the undefined values, respectively for f and Phi.
Phi
e
x
P R
transformation  Phi
Phi
e
x f
P V R
process running in a VM
t t
t
x
Figure 8: Virtual Machine Formalization
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D two different sets of objects are considered:
1. the resources (depicted as squares),
2. the processes (depicted as circles),
D a virtual machine is a set of resources V,
D the real machine on which the virtual machines are running, is a set of resources R,
D to run a virtual machine is to activate a transformation f, mapping objects of V into objects
of R,
D if transformation f is undetermined, an undefined value t part of the definition of set V, is
triggered,
D transformation f can be recursively activated between a set V1.1, a set V1 and the set of real
resources R,
D each activation of a recursive f has its own undefined value,
D a process is a set P of objects,
D when running a process, the machine is mapping, via a transformation ÈÉ
³
, each object
belonging to P into a resource belonging to R,
D if transformation ÈÉ
³
is undefined, a process exception e is triggered (distinct from the
undefined value of transformation f),
D when running a process in a virtual machine, the composition X
}
ÈÉ
³
is activated (
}
being
the classical composition of function),
D composition X
}
ÈÉ
³
when activated can have two distinct undefined values, one for ÈÉ
³
and
one for X .
This formalization of the virtual machine concept is segregating between resources (belonging
either to V or R) and processes made of P. A virtual machine manager manages resources (either
V or R), and a process manager manages sets P.
5.2.2 IBM 370/XA Interpretive Execution architecture
A concrete instance of the previous formalization has been embodied as a new architecture in the
IBM 370/XA1[55]. The main aspects of this architecture are the following:
D An instruction is provided that establishes a mode in the machine in which instructions and
facilities are interpreted for the virtual machine environment. This is called interpretive-
execution mode.
1XA stands for eXtended Architecture
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D Interpretive execution of two architectures is provided, either the System/370 or 370/XA.
D With the exception of the I/O instructions, most privileged instruction are completely exe-
cuted in the virtual environment.
D Guest main storage (the equivalent of set V in the formalization of the previous section) is
represented either by the corresponding real storage or by a portion of host address space.
Prefixing is provided as required for operation of a guest multiprocessing system.
D A full complement of guest timing facilities is provided.
D Most facilities of the architecture are provided.
D All forms of protection provided in the architecture are provided on behalf of the guest.
D Information is provided on exit from interpretive-execution mode concerning the reason for
the exit.
D Capabilities are provided for both host and guest multiprocessing.
5.2.3 Virtual VAX
Following the Virtualizable Architectures approach of Gagliardi and Goldberg[49], modifications
to the VAX architecture have been introduced to support virtual machines[56]. The VAX archi-
tecture contains several instructions that are sensitive but not privileged (CHM, REI, MOVPSL,
PROBE). It is also an architecture with four protection rings and a virtual address space consisting
of three regions (P0, P1 and S). Changes were necessary to both the protection rings mechanism
and the memory management to support virtual machines.
A technique for mapping four virtual rings into three physical rings, along with changes in the
architecture, has been designed relying on both software and microcode.
5.2.4 Virtualization: summary
When designing a new architecture or a new engine handling the architecture, one should make
sure that it is indeed virtualizable.
5.3 Single-level-store machines
The principle of virtual storage, initially created by the Atlas system in the 1950’s, is to make data
access simple. It has, since then, been widely implemented on almost all modern computer archi-
tectures. The concept of virtual storage, as introduced in Chapter 4 and reworked in this one, has
sometimes been extended to achieve single-level storage. Such was the case of the IBM System/38
and its more recent embodiement, the IBM AS/400. Although most virtual storage architectures
enable memory addressability to exceed the physically available memory space, a programmer is
still in charge of understanding the distinction between permanent files in external storage devices
(
I"­
\eÊ
­
) and temporary data in memory (
I«Ë
\
J+_
) during program execution. Knowing this aspect
of virtual storage as they write applications, programmers must include steps to ask the operating
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system to bring data into memory if not already there, after which the program may continue. In
contrast, in a single-level-store machine, programmers do not know where data reside, and refer-
ences to files in the program implicitly cause a combination of hardware and software to make all
of a programmer’s data appear to be immediately accessible. Files appear to reside in one or more
memory segments, and the paging mechanism is used to bring data in and out of memory.
Edasd
Esingle-level-store
Emain
f sls_map
Figure 9: Single-level store
Such an architecture can be expressed through an NL/1 sentence:
X*Ê	Z+Ê
Ë
\¨Ì
a
v
I«­
\eÊ
­
P
I"Ë
\
Jy_
wÍ
¯
\<]
ILf
(16)
which we assume to be equivalent to
X*Ê	Z+Ê
Ë
\¨Ì
a
v!XÎdÏ1Ð#Ð
c­
\eÊ
­
P
XÎÏÑÐ#Ð
cË
\
Jy_
wÍ
¯
\W]ÒXÎÏ1Ð+Ð
f
(17)
where Í
¯
\W] is a combining “getting together” names of the main memory (
I«Ë
\
J+_
) and names in
external storage devices (
I"­
\eÊ
­
) unto which mapping X*Ê	Z+Ê
Ë
\WÌ transforms the addressing made
available to programmers through the single-level-store programming mode.
As one can notice, single-level-store architecture isolates programmers from knowing where data
reside which comes to increase orthogonality and has been, one among many, a signpost for our
study. Indeed, building up such an architecture, is in essence trying to bridge the I/O gap.
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5.4 Algebra of Natural Transformations
We have seen that combining mappings is to be an important aspect of a model formalising the
concept of architecture. We now introduce natural transformations, which are part of the category
theory, in order to formalize such combinings.
An algebra of natural transformation Ó
N	
is made up of:
D a finite set of functor names X"v+Ó
N	
w
D a finite set of natural transformations Í,v#Ó
N	
w on X"v+Ó
NÄ
w .
Í*v+Ó
NÄ
w is made up of natural transformations, building functors out of functors. Note that the
natural transformations described hereafter, are provided as mere examples. It is conceivable that
a generalized mapping device according to the present proposal, might be imbedding some natural
transformations as part of a basic set provided with the engine itself, or that the user defines his/her
own natural transformations .
The following natural transformations are only given to comprehend the nature of the algebra of
natural transformations, which is part of this proposal.
Construction Í //
XÔ+ÕÄÖ×
_ÇKAM
v!XÎÏ1Ð#Ð
cJ
]
P
XÎÏ1Ð+Ð
c­
]wÍWØQØ (18)
with XÎdÏ1Ð#Ð
cJ
] being the space for the I-Stream; XÎÏÑÐ#Ð
c<­
] , being its D-Stream counterpart;
the two streams are combined by combining g// to build up the programming model made
available at run time, otherwise known as an environment.
List Í caten
vyXÎÏÑÐ#ÐTÙ
P
55
P
XÎdÏ1Ð#Ð
_
wÍ
¯
\W]
c<_na
 v
I
Ù
P
¡¡¡
P
I"_
w (19)
List Í caten builds up a new space, the contents of which are the concatenated contents of
the different spaces
I
1, ¡¡¡ ,
I
n in the given order. It is assumed that the different morphisms
1, ¡¡¡ ,

n of these different spaces
I
1, ¡¡¡ ,
I
n are the same, or at least of the same nature.
MadeOf Í madeofI KM
vyXÎÏÑÐ#ÐTÙ
P
XÎdÏ1Ð#ÐÚ
P
56wÍ
Ë
\
­LcO^¬ÛÜa

I KM
GÝ
I
ÙÞ
P'Ý
I
ÚÞ
P
56
H
(20)
natural transformation Í madeof transforms a list of spaces names into a space
I
containing
these names in the given order.
Relationship Í //, Í madeof
An example is given to clarify the relation between Í // and Í madeof: a relationship between
Í // and Í madeof can be built up in the manner shown in Figure 10. It can be noticed that
Í madeof is a combining which applies only to XÎdÏ1Ð#Ð
c_
which identifies spaces. The isotony
of mapping vyX«Ù
P
¡¡¡
P
X
_
wÍ // is due to the combining Í madeof.
As the theory of categories allows us, Figure 10 is commutative with the following com-
ments:
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E E’(f1,f2, ...,fn)
gmadeof gmadeofg//
E1 E1’
E2
En
f2 E2’
En’fn
f1
Figure 10: Relationship g//, gmadeof
D space
I
is, through the combining Í madeof, the concatenation of spaces
I
1,
I
2, ....,
I
n (as indicated on the left part of the figure),
D
I
’ is the result (i.e. the codomain) of the application of the mappings f1, f2, ..., fn over
spaces
I
1,
I
2, ....,
I
n,
D itself the catenation, through the combining Í caten, of spaces
I
1’ ,
I
2’ , ....,
I
n’ ,
D the mappings f1, f2, ..., fn can be carried out in parallel through the combining Í //.
Given the sentence:
XÔ+ÕÄÖ×
_ÇKAM
v!XÎÏ1Ð#Ð
cJ
]
P
XÎÏ1Ð+Ð
c­
]wÍWØQØ (21)
D If XÎÏÑÐ#Ð
cJ
] is not a composite space, and the environment is activated in a SI 0N0 0D
architecture1 (the Turing machine, still the implicit base of of our everyday progam-
ming model), it comes down to a sequential process
XdÔyÕÑÖ×
_ÇKM
vﬃv!XÎdÏ1Ð#Ð
c­
]dw)XÎÏ1Ð#Ð
cJ
]wÍWØQØ (22)
D If neither XÎÏ1Ð#Ð
cJ
] nor XÎdÏ1Ð#Ð
c­
] are composite spaces, the given environment is then
an SI iNd SD architecture1, e.g. we are dealing with a simple classical sequential
environment running in a von Neumann architecture.
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D If XÎdÏ1Ð#Ð
cJ
] (or XÎÏ1Ð#Ð
c­
] ) is defined through combining Í madeof, we are then dealing
with a MI iNd zD (respectively xI iNd MD) architecture1.
D If the definition of an environment is of the kind
XÔyÕÑÖ×
_ÇKAM
v
P
XÎÏ1Ð#Ð
c­
]dwÍWØQØ (23)
(or XdÔyÕÄÖ×
_ÇKM
vyXÎÏÑÐ#Ð
cJ
]dwÍ¨Ø¼Ø ),
then we are dealing with a OI iNd zD architecture1, also known as a Dataflow
machine, (respectively xI iNd OD, aka Graph reduction machine).
On the other hand,
D If both XÎÏ1Ð#Ð
cJ
] and XÎdÏ1Ð#Ð
c­
] are both directly handled by ß function, then the archi-
tecture is part of the y=O sector of the classification as depicted in Figure 19.
D If either XÎdÏ1Ð#Ð
cJ
] or XÎÏ1Ð#Ð
c­
] is mapped by one mapping, we are dealing with sector
y=S of the given Figure.
D otherwise, the architecture is part of the sector y=M of the given Figure.
Composition Í o I
v!X,Ú
P
X«ÙwÍ
}
a
 vﬃv
I
w)X«ÙwﬃX,Ú (24)
Composition Í o transforms a list of functor names vyX«Ù
P
X,Ú
P
¡¡¡
P
X
_
w into a functor which
is the mathematical composition of the n functors of the domain of Í o. Í o is a natural
transformation which defines the sequence of functors, and Í // describes their parallelism.
Note: We want to acknowledge Rob Veenhof, CERN, remarks regarding the syntax of composition
Í o:
D
vﬃv
I
w)X«ÙwﬃX,Ú means that mapping X0Ù is executed first, followed by X,Ú ;
D given that the syntax inherited from the time of Junior High school, where, in mathematics,
g o f means that function f is executed first, followed by the execution of function g;
D we take the syntactical option
I
v!X,Ú
P
X«ÙwÍ
}
to specify to the proposed engine, that mapping
X0Ù is to be executed first, followed by X,Ú .... which is in contradiction with similar syntax
for other combinings, such as Í // or Í caten. The opposite option could have been as valid.
For practical reasons, special codes are expected to be part of the generalized mapping device :
Define Íà	áﬃâ defines to the generalized mapping device an object (either an ordering m, a mapping
f, or a combining g). This object can be new or can be a new definition of one which has
already been defined.
1Cf. Chapter ‘On Computer Architecture Taxonomy’ for the details of this classification.
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Delete Íà	áVã suppresses a previously defined object (either m,f,g) to the generalized mapping device
Query Íä	åÄáﬃæ!ç interrogates about the existence, the nature and/or the characteritics of an object
(either m,f,g)
but also the two following actions to be triggered from the generalized mapping device :
NextOne Í¼è
allows to ask the substitution engine through a sentence such as
v!XÎdÏ1Ð#ÐTÙwÍ¼è (25)
for the next name in space as specified by XÎdÏ1Ð#ÐTÙ (e.g.
I
1) according to ordering m which is
structuring the given space
I
1.
ExecEnvt Íé
allows at the same time to define an environment XÔ+ÕÄÖê×
N
(if not already done so by a com-
bining Í // through a Í¼à	áâ Xc code) and to make it known to the substitution engine:
vyXÔ+ÕÄÖê×ÙwÍé (26)
Upon such a notification, the generalized mapping device
D carries out a discontinuity in order to start environment XdÔyÕÄÖê×
N
(hence the
Ý
éëÞ in the
name Íé ) and then
D applies the substitution rules on XdÔyÕÄÖê×
N
as defined in this document.
The previous combinings (along with some Xc codes) are presented as mere examples. It is as-
sumed that the generalized mapping device has the capability to have other combinings defined by
the user so as to taylor this engine into the required algebra.
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5.5 Switches
Our model allows us to go further in specifying more specific attributes of a memory hierarchy
such as a Harvard structure1, as will be depicted in Figure 61 (Chapter 6) with the introduction of
a combining gsw n:n.
Combinings2 are used, within the scope of this chapter, to formalize switches, the function of which
is generally to obtain a new destination name by merging or sorting (i.e. combining) submitted
input names. This is exemplified as part of a memory hierarchy in Figure 61 (Chapter 6).
Of course, depending on the topology and/or the number of inputs and potential outputs, a great
variety of such combinings can be designed specially for multiprocessor environments. These
types of combinings formalizing switches3 are named gsw (cf. Figure 55).
As an example of these combinings, or switches, Figures 56 and 57 describe the two types of array
processors which are differentiated by the placement of the combinings gsw n:n:
1. between the mdata’s (type 1), allowing communications between the different D-Streams
structured by orderings mdata’s,
2. between mdata’s and the different data memory hierarchies (type 2), allowing the latters to be
uniformly accessed by any of the participating D-Streams structured by orderings mdata’s.
The attached Figures point out the main difference between usual shared-memory/distributed
memory systems.
One can notice that a systolic array processor is a ‘degenerated’ type 1 array processor mainly with
no data-memory hierarchies1.
Figures 56 and 57 depict equivalent placements of the switches for other types of architectures
than array processors.
5.6 NL/1 sentences for combinings
Though our model is designed to be purely declarative, we will use the language, previously in-
troduced as NL/1, in a particular sequence of sentences so the reader can understand its potential
usage in describing an architecture (i.e. the structure of a given name stream). We take the Venice
paper (cf. 5.2.1 page 66) as an example to illustrate how this language could be used to develop
a formal study of computer architecture. It is expected that implementation of our model will
embody the definition of:
1The term ’Harvard structure’ comes from the design of some of the earliest computers: the Harvard Mark III
(1950) used a separate magnetic drum to store its programs, in contrast to machines being designed at Princeton that
used a unified memory system, as advocated by John von Neumann.
2Combinings are operators of an algebra which, out of a certain number of mappings, are building new mappings.
3For the sake of simplicity, all the switches within the scope of this article, are taken as combinings. Non-
combinings switches however exist.
1Another difference resides also in the fact that a systolic array processor is made of finite state machines
(SIONOD) while a type 1 array processor is made of stored program machines (SIONSD).
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D an ordering

^b­[cObìa
¹,xQ´í¬¶¼xOî
}
¶

µ	¶ (27)
D a combining
Í
^a


xQ´ﬃÉ
Ł1}ï²e}¼ð	³
´
³!}
 (28)
These two sentences indicate that a corresponding known (and/or provided) algorithm be assigned
to the corresponding ordering morder or combining go. The name of the given algorithm is given
on the right side of E¥ñòñóF .
In accordance with the Venice paper, the following spaces are introduced to respectively describe
the sets1 of resources V1, V1.1, R and P:I0f
Ù
KAM
v

^¬b­LcOb
PV³

³
´
PTŁ
x:¶
:³
,xOî
³
´ôWw (29)
ILf
ÙeõÙ
KAM
v

^¬b­[cOb
PV³

³
´
PTŁ
x:¶
:³
*xOî
³
´ô¨w (30)
I«bKAM
v

^¬b­LcOb
PV³

³
´
PTŁ
x:¶
:³
,xOî
³
´ôWw (31)
I
Ì
KM
v

^¬b­[cb
PV³

³
´
PTŁ
x:¶
:³
,xOî
³
´ôWw (32)
These spaces are handled (i.e. mapped) by the following mappings, formalizing the f and Phi
transformations of the Venice paper:
X
a¢I«bÇILf
Ù (33)
X
a¢ILf
Ù
I0f
Ù¬6Ù (34)
X`ö
°LJ,a¹I0f
Ù
I
Ì (35)
X`ö
°LJ%a¹I0f
Ù¬6Ù
I
Ì (36)
1For the sake of simplicity, the four sets considered are all of the same size, and all structured by the same ordering
÷pøùTú<ûÄù
.
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The undefined values of mappings f and fPhi are hanlded by the discontinuities2 wt, wt1 and we
defined through the following sentences:
Xdü
KAM
vyXÔ+ÕÄÖ×]
P
X,wÍ
°0J#cOb
\
b¯°`ý
(37)
Xü]:Ù
KAM
v!XdÔyÕÄÖ×]OÙ
P
X0Ù<wÍ
°0J#cOb
\
b¯°`ý
(38)
Xdü
cþKM
vyXÔyÕÑÖ×
c
P
X`ö
°LJ
wÍ
°LJ+cOb
\
b¯°ý
(39)
Xü denotes a mapping completed with its discontinuity. On the right part of the sentence, f, f1
and fPhi are the mappings for which a discontinuity is defined, XdÔyÕÄÖ×#] , XÔyÕÑÖ×]OÙ and XÔ+ÕÄÖ×
c
being
the respective environments the generalized mapping device will automatically switch to, in case
a discontinuity (i.e. an undefined value) is found while handling the respective mappings.
These environments are defined through the following sentences:
XdÔyÕÑÖ×]
KM
v!XÎdÏ1Ð#Ð
cJß
P
XÎdÏ1Ð#Ð
c­ß
wÍWØQØ (40)
XdÔyÕÑÖ×]:Ù
KAM
v!XÎdÏ1Ð#Ð
cJ
Ù
P
XÎÏÑÐ#Ð
c­
ÙwÍWØQØ (41)
XÔyÕÑÖ×
cþKAM
v!XÎÏ1Ð#Ð
cJ+c
P
XÎdÏ1Ð#Ð
c­[c
wÍWØQØ (42)
with XÎdÏ1Ð#Ð
cJ 
, XÎdÏ1Ð#Ð
cJ
Ù and XÎÏ1Ð+Ð
c<J#c
being the different respective spaces for the I-Streams of
each environnements; XÎÏ1Ð#Ð
c­ 
, XÎdÏ1Ð#Ð
c­
Ù and XÎÏ1Ð#Ð
c­Lc
are their D-Streams counterparts; the two
streams are combined by combining g// to build up the available programming model.
A virtual machine is built up by the combining go
X
f[Ë¢KAM
v!X
P
X`ö
°LJ
wÍ
^
(43)
composing mappings defined by (127) and (35) which can also handle recursive Virtual Machine
structures through the composite mapping:
X
f[Ë
Ù
KM
v!X
P
X
P
Xö
°LJ
wÍ
^
(44)
in case of a second degree recursion.
2How the undefined values are handled in our model, will be described in the next Chapter of this document.
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6 Exceptions handling
6.1 Exceptions
Substitutions per se would suffice, but the concrete world compels us to consider abnormal oc-
curences in handling them, this is the subject of the analysis of this section.
Page faults A page fault, as far as virtual memory is concerned (for instance), is the case when
the substitution between virtual memory names and real memory names cannot be carried out. We
say in such a case, that the substitution is undefined and an appropriate action should be requested
by the computer, its mechanical automaton cannot handle the given I-stream any further.
Undefined substitutions The concrete aspect of computing systems leads to the concrete need
to have the undefined aspect of a substitution taken into account by the model we are looking for.
An action must then be attached to each substitution, in the advent that it becomes undefined.
6.2 Environment
A generalized mapping device, according to the present document, is assumed to be a means which
has learned to realize, or carry out a mapping on a space. Such a mapping is of the form v¡¡¡wÍ //
(cf. Sentence (16)), meaning that its parts can be carried out in parallel. By carrying out a mapping
on a space, an environment is defined. This environment is the mapping’s space in which a process
is carried out. In consequence, within the scope of our proposal, a process is identified by its
environment
XdÔyÕÄÖ×
_ÇKM
v!XÎdÏ1Ð#Ð
cJ
]
P
XÎdÏ1Ð#Ð
c­
]wÍWØQØ (45)
with XÎdÏ1Ð#Ð
cJ
] being the space for the I-Stream; XÎdÏ1Ð#Ð
c­
] , being its D-Stream counterpart; the two
streams are combined by combining g// to build up the programming model made available at run
time, otherwise known as an environment. Based on the assumption that its different parts can
be run in parallel as implied by v¡¡¡wÍ //, environment XÔ+ÕÄÖ×
_
has its constituing parts ( XÎÏÑÐ#Ð
cJ
]
and XÎÏ1Ð#Ð
c­
] ) which are themselves made of separate I- and D-streams through either combining
Í caten or Í madeof, depending on the way Í // is actually implemented.
From the generalized mapping device point of view, an environment is a space of n dimensions,
with n being the number of functors to be executed simultaneously, in parallel or independently. It
is assumed that the generalized mapping device, after application of the algebra of natural trans-
formations into XdÔyÕÄÖ×
_
, finally has, for example, to carry out the following terminal mapping:
vyX
NQP
X
RP
X
S
wÍ¨Ø¼Ø . X
N¼P
X
R
or X
S
can be mappings of the form v!X`
P
X

wÍ
}
. Therefore the environ-
ment to be carried out (in this example) is a 3-dimension space. Along this given environment,
triplets of domain names v#
NQP

R<P

S
w are processed by the generalized mapping device, succes-
sively or in parallel. These successive triplets define the shape of the environment.
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6.3 Discontinuities
A discontinuities category Ó
R
 is made of:
D the set of terminal functor names u
N
v+Ó
R
%w
D the set of environments u
R
v#Ó
R
%w
D for every X
N
m u
N
v+Ó
R
,w a unique discontinuity  m v#Ó
R
%w , relating it to v
N
µ

wÍ m
u
R
v+Ó
R
,w .
Given an environment XdÔyÕÑÖ×
_
to be carried out by a generalized mapping device , the algebra Ó
N

allows the generalized mapping device to finally find the terminal functors it has to carry out.
For every terminal functor that has to be carried out a way must be given to the generalized mapping
device to know what to do when the codomain of a functor X is undefined. This way is named
a discontinuity. There is one discontinuity by terminal functor and it (most of the time) maps the
given functor to an environment. A discontinuity is herein symbolized by w. A co-domain of a
terminal functor through a discontinuity is defined to be an environment (or another functor). As
the set of functors uﬃv+Ów is finite, so the set of discontinuities v+Ó
R
w is itself finite. A discontinuity
is a rupture in a shape, defined in an environment. It maps a functor X` into an environment XÔ+ÕÄÖ×
Ë
or unto another functor X
²
.
6.4 Modeling von Neumann machines hierarchy
Though conventionnally not covered by the so-far proposed taxonomies, a von Neumann machine
embodies a hierarchy of memories according to ‘the hierarchic principle for memory organs’ pro-
posed in the original work of John von Neumann [169]. A hierarchy of memories is depicted in
Figure 60 by the appropriate definition of discontinuities in case of undefined values for the val-
uation functions ß ; this achieves a more complete modeling of that originally proposed by von
Neumann.
The memory hierarchy as depicted in Figure 60, formalises also the “intelligent device” introduced
by Skillicorn .
6.5 Self-healing architecture
As exemplified in the previous Chapter, a discontinuity is implicitly defined through an NL/1
sentence using the Í
°LJ+cOb
\
b¯°ý
combining.
Beyond the cases of mappings undefined values, such a Í
°LJ+cOb
\
b¯°`ý
combining can also be used
for orderings through sentence such as
XüeÎÏ1Ð+Ð
c
Y,Y,Y
KAM
vyXÔ+ÕÄÖ×
Ë
Y,Y,Y
P
XÎÏ1Ð+Ð+Y,Y,Y0wÍ
°LJ#cb
\
b¯°`ý
(46)
which specifies to the proposed engine the way to handle an error occuring in the ordering struc-
turing space
I
Y,Y,Y , e.g. to switch over to environment XÔ+ÕÄÖ×
Ë
Y,Y*Y .
6 EXCEPTIONS HANDLING 79
In a similar manner, the way to handle the error occuring in a combining can be expressed through
an NL/1 sentence of the kind
Xdü	
ý,ý,ýÇKM
vyXÔyÕÑÖ×

ý*ý,ý
P
v!wÍ
ý*ý,ý
wÍ
°LJ+cOb
\
b¯°ý
(47)
Overall, an architecture for which all objects (orderings, mappings, combinings) have a Xü
defined with the help of a Í
°0J#cOb
\
b¯°`ý
combining, is a self-healing architecture.
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7 Architecture: model of the N-Stream
7.1 Current definitions of an architecture
As the very term of architecture can have so many different meanings depending on the persons
and circumstances, the first analysis we shall do is to propose a skeleton of a definition of what an
architecture could be. To be more precise in our first step toward a definition, we will successively
look at the different parts of a computer.
D An architecture in Computer Science is the way the set of names of a computer is managed.
D An architecture in Computer Science is a set of managements and the way they are structured
between themselves.
In Computer Science, an architecture can be defined, in a first step as the interface, or the border
delimiting layers within a given system. That is to say that if a given interface is to be introduced
in a given system, the first thing to do is to define the functions carried out on each side of the
interface. This done, the second step is to define as precisely as possible the very interface between
the two given layers.
We note that what is most often referred to as interface is in fact a set of names available to the
upper level from the lower, in the perspective of communicating.
This last remark underlines the fact that there are different types of interface, and consequently of
architectures, in a given system.
The following picture is intended to characterize the different types of architecture often used in a
computer:
        system functions
       languages   provided   by   the   system
logical
resources
management
Input/Output
Processors
controllers
communication paths
physical
devices
memory
controllers
processor organisation
           1
            2            1
         3
           4
           7
9 9
10 10 8
5                                         5                                                               5
management
resources
Figure 11: The different types of architectures
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D The first type of architecture, very often called system architecture, identified by a 1 on the
illustration, determines what functions are offered by the system, globally speaking. This
architecture is very often made up of two interfaces:
1. the languages available to the user of the machine (commands available at the terminal,
programming languages, languages for describing and manipulating resources/objects,
commands available to the operator, job control language),
2. the system functions (such as text editing, sorts, utilities, ....)
D Interfaces 2,3 and 4 represent different architectures, within a system, though they are not
always referenced by a specific name. If system functions are written in languages which are
not made available to the users, another architecture should take into account the definition
of these languages. The system functions are themselves ”aware” of the lower layers through
interfaces 3 and 4.
Logical resources management can be in the form of DB management, virtual memory man-
agement, teleprocessing network management, physical resources management dealing with
the main memory, processors, etc...
No specific qualifiers have been accepted for these three interfaces 2, 3 and 4, we will call
them in a generic manner ‘software architecture’.
D Interface 5 is a very strong border, it is indeed the limit between hardware and software.
Interface 5 represents the abstraction of the representation of the system as ”perceived” by
the software. This interface 5 is very often referred as The computer architecture.
D This structure can continue on and handles the way functions are distributed, under the in-
terface 5, among the physical components of the system.
For instance, interface 7 is defining the border between what can be carried out by the central
unit, and what must be at the charge of the I/O processors also known as channels.
D Another type of architecture is related to the way the functions are distributed between the
channels and the control units. These architectures, made of interfaces 9 and 10 (including
also interface 7) are often referred under the term Input/Output architecture.
D Another interface is defined between the processor and the main memory (8).
D There is an interface (let us call it 6) which is not depicted on Figure 11 and which delimits
the microcoded part of each of these functions. This level 6 is often called the processor
organisation (versus the interface 5, then called the processor architecture) or the imple-
mentation of the computer architecture.
D Finally, we will mention another form of architecture that may be called configuration ar-
chitecture which is not present on Figure 11. It deals with the distribution of functions
among the processors such as, for instance, the interface between the Intel 8088 and the Intel
8087, also called Co-processing.
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system architecture
        system functions
software aerchitecture system   architecture
       languages   provided   by   the   system
software architecture
logical
resources
memory architecture
management
physical
resources management
software architecture
C O M P U T E R      A R C H I T E C T U R E
I/O architecture
Input/Output
Processors
i/o architecture
controllers
communication paths
devices
memory
controllers
processor organisation
i/o architecture
Figure 12: Architectures names
7.2 Architecture definition
The term architecture has lately taken larger meanings, as decades passed:
D originally (i.e. some 40 years ago), the interface between software and hardware (in business
environment, the architected interface has sometimes meant a restricted part of this interface
on which the manufacturer commits for the future and/or that he will publish.). This meaning
is normally credited to Gerritt Blaauw [22], who in the late 1950s, when at IBM, emphasized
the desirability of a sharp distinction between a logical structure and various realizations of
it.
D It has evolved to also mean the way such an interface is implemented. This implementation
point of view is quite strongly advocated by Hennessy and Patterson (cf. Reference [59]) in
their reference book on computer design, which aim is to take a quantitative approach of the
concept of architecture, almost synonymous to computer design.
D As stressed in Reference [50], the interpretation of what architecture means has been ex-
panded to generally cover any structure, either software or hardware.
While covering this whole range of meanings, we try to stick to the original meaning and even in
a more purist way, to depart from it to formally understand an architecture as (a) set(s) of names
made available at a given level and (b) the way they are related. Our expectation is that it should
lead us to a qualitative approach (cf. Reference [101]) of the concept of architecture that will allow
us to handle as well the two other aspects: the implementation and the any-structure points of view
that we propose to cover in upcoming articles (cf. References [102] and [103]). An architecture
Ó is hence being defined as made of:
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D an algebra Ó
N

D a discontinuities category Ó
R

The algebra of natural transformations Ó
N
 maps any functor name to another functor name but
finally leads the generalized mapping device to know which terminal functors it has to carry out.
Therefore globally, the algebra of natural transformations maps an environment into terminal func-
tor names. Inversely, discontinuities map any terminal functor name to an environment.
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7.3 Summary of the model
We now summarize the N-Stream model we have introduced, and for each Entity of our model,
we recall the category1 it is made of:
individuals  specific individuals of the given category,
morphisms  specific morphisms of the given category,
the set identity morphisms 1x being implicit.
The model we are proposing is thus made up of the following entities:
Spaces

individuals  names
morphisms 
Managements

individuals  spaces
morphisms  functors between spaces 
or
Managements

individuals 
¤
morphisms  functors 
Architectures Ó

algebra of natural transformations Ó
N

discontinuities category Ó
R


with
Algebra Ó
N


individuals  functor names
operators  natural transformations

and
Category Ó
R

ij
k
jl
individuals  functor names

environments
morphisms  discontinuities
r
js
j
t
Architecture An introduced, a system is made of:
D resources
D processes
D representations of external objects
D spaces of names (structured by orderings)
D functors (implemented as mappings)
D algebra of natural transformations (implemented as combinings)
D discontinuities.
This proposal defines the last four elements.
1For a recollection of what is a category, you can refer to the term in the Glossary.
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In the following chapters, we will be using this model.
D As any model, this one has been derived from the computer architectures as designed up to
now; in other words, it tries to match the current existing computer architectures.
D But it will also be used as a new way to describe new architectures and as such, is expected
to help in designing new computer architectures.
D In that perspective, it will also be the foundation for a descriptive language called NL/1,
representing computer architectures as well as helping to classify them, as exemplified in
Chapter 8 and Appendix E.
D Through sentences of NL/1, this model will also be the basis for developing a new engine,
equivalent to a programmable I-unit, capable of handling non-trivially structured data, in a
parallel manner, what we previously referred to as the generalized mapping device and that
will be the prime focus of the remaining chapters of this document.
But, firstly, let us try to use this model and its background analysis in order to classify computer
architectures.
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8 to-be-published paper: On Computer Architecture Taxonomy
Abstract
The latest trends in computer technology have amplified the growing need for an exhaus-
tive classification of computer architecture because a great variety of parallel machines are
being conceived, designed, and built. These environments stress different architectural facets
such as superscalar, or MPP. This study, conducted at Universite´ de Gene`ve, characterizes
hardware implementations of Computer Architectures, exploiting a formalization developed in
a previous work[95, 97]. The proposed model embodies previous contributions by Flynn, Skil-
licorn and others, leading to a broadened and deepened form of Flynn’s taxonomy, allowing
to distinguish between 49 different classes of computer architectures. Overall, different layers
of classification are proposed, allowing to differentiate between architectures at the desired
level of granularity. Follow-on activities can then be envisioned, using this formalization and
its taxonomy as a base for a more rigorous approach to computer structures and architectures.
Two other papers, based on the same layering of classification, are scheduled in the future to
cover clusters of systems and programming models.
The following article is to be published in the Journal of System Architecture.
8.1 Introduction and Objectives
Computer architecturei has a growing need for an exhaustive classification scheme because a great
variety of parallel machines are being conceived, designed, and built.
These environments stress different architectural facets such as superscalar, vector, or MPP, as
examples. Previous architecture taxonomies have been proposed by Flynn[46], Skillicorn[158],
Hockney and Jesshope[64].
In each case, new heterogeneous entities are added to the Flynn model in order to more adequately
fit new requirements. To avoid such an approach, we introduce instead a unique new conceptual
element that allows, in an homogeneous manner, to develop a more general and systematic clas-
sification. The full power of the classification is reached via the addition to the base model (i.e.
Flynn model) of three successive layers of definitions, thus progressively defining more complex
architectures in a more accurate manner. We propose to call these layers Taxo[0] to Taxo[3], as
more levels of granularity are introduced. Such a scheme opens up a way for differentiating com-
puter structures as different as real/virtual storage, vector/superscalar, SMP/Share Nothing and
COMA/NUMA, thus broadening and deepening Flynn’s taxonomy. This study is based upon a
model for parallel processing[97] in which a computer architecture is formalized using geometric
iThe term architecture has lately taken larger meanings:
 originally (i.e. some 30 years ago), the interface between software and hardware (in business environment,
the architected interface has sometimes meant a restricted part of this interface on which the manufacturer
commits for the future and/or that he will publish.)
 it has evolved to also mean the way such an interface is implemented,
 to generally cover any structure, either software or hardware
While covering this whole range of meanings, we will stick to the original meaning and propose to handle the two
others in upcoming articles.
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operators such as orderings, mappings, an algebra of combinings and discontinuities (we will in-
formally introduce these elements in this paper). In the given reference, these new objects can be
defined to the system by the end-user or any subsidiary such as an operating system, a subsystem,
or a compiler.
The objective of our study is to exploit elements of the referenced model for building up an ex-
tended taxonomy.
This model is driven by the remark that, starting apparently with the STRETCH computer, a dif-
ferentiation has been made between the E-unit and the I-unit [25]. The Instruction unit (I-unit)
was developed as the largest portion of the STRETCH computer. One of the principal factors in
achieving high performance in that computer, was the ability of the different separate logical units
(mainly the I-unit and the E-unit) to operate independently and simultaneously. In that machine,
the I-unit had, as one of its two primary functions, to fetch and prepare every instruction executed
by the computer. The preparation of each instruction involved - among other things - the indexing
to be handled in order to access the required data for the instruction to be processed.
In a similar approach, decoupling between operand access and execution has been proposed (cf.
references [132] and [160]) in the 80’s and partially implemented in the Astronautics ZS-1 central
processor (cf. reference [161]).
In the same vein, J. Backus [16] underlined that the von Neumann traffic is heavily stressed as
more indirections are required in order to obtain actual data from memory.
The I-unit of the STRETCH computer in the 50’s, the Turing Award lecture of J. Backus in 1978
or the Decoupled Access/Execute approach in the 80’s, have stressed the importance of the overall
indexing structure in a computer.
We pick up such postmarks to propose a generalized concept of such indexing, indirection etc...
under the concept of names which forms the base for the different layers of taxonomy we develop
in following paragraphs..
Henceforth, we consider that names are given both to internal objects and to representations of
external objects. A terminal name is a name related to an internal object; it is used only to identify
it. A terminal name is what is used in direct addressing without further substitution. However,
other names exist, not directly related to any internal objects. These names are called non-terminal
names; they need further handling in order to become terminal, which is the main topic of our study.
In the context of the present study, the formalization of name handling in a computer system is
intuitively introduced, being either terminal names (e.g. direct addressing) or non-terminal names
(e.g. indirect addressing). A system within the referenced model classically consists of:
D resources
D processes
D representations of external objects
and also of:
D names
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Let us first briefly review Flynn’s taxonomy, and then examine how names are used in modern
systems and tend to form a new stream.
8.2 Flynn’s scheme, Taxo[0]
The best known taxonomy is Flynn’s[46], which establishes a differentiation between architectures
based on the number of streams: either instruction or data streams. This is the first layer of the
structured approach we propose for a generalized classification of computer architectures, and we
call it Taxo[0]. The four classes of computer architectures, according to Flynn’s taxonomy, are:
SISD single instruction, single data streams (classical von Neumann structures)
SIMD single instruction, multiple data streams (typically vector machines such as the Cray-1)
MISD multiple instruction, single data streams (no clear examples of this possibility are known,
so fari; our analysis will allow, in a following article, to assign a precise meaning to it)
MIMD multiple instruction, multiple data streams (all kinds of multiprocessing configurations)
8.3 I- and D- Streams
Thanks to this early contribution of M. Flynn[46] to the field, computer scientists have been able
to recognize two distinct streams in computers, the Instruction (I) and Data (D) Streams, which
have nevertheless quite often been intermixed at the hardware/implementation level.
Though conceptually understood by most computer scientists, these two streams have been lacking
precise definitions.
To help introduce more clarity, we propose to consider a Turing machine as handling an I-Stream,
with no D-Stream involved. Hence, we can define an I-Stream as a computer reduced to a strict
Turing machine.
It must, however, be noticed that, within the scope of this paper, Turing machine is meant to be the
model of a real machine. We want to stress the strong difference we make here between
D the theoretical model of a machine commonly used in Computer Science such as a Turing
machine (which is, in no case, a machine and, hence, has no architecture),
D a model of a real machine (even if described theoretically as done in this paper) which can
(or should) encompass the architecture of the machine.
iWe want to thank Rob Veenhof, from the Alice experiment at CERN, who recently pointed out that in the data
acquisition phase of HEP colliders, various detector components deliver signals which are subject of quick processing,
e.g. calorimeters give for each channel some rough indication of the energy recorded. Later on, better calibration and
filtering lead to a more accurate estimate. But at the trigger level, dedicated processors take these signals to compute
a variety of parameters: total transverse energy, localised large deposits, correlations with track data, etc. All of these
are ideally done at the same time, typically by various processors accessing the same detector level data. The results
of these processors are fed to a trigger processor which decides whether there is enough interest in keeping the event.
Those various processors handling simultaneously the very same data indeed form an MISD configuration.
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So, when we speak of Turing machine, it is the real machine version of the theoretical model that
we are dealing with.
The Calculator of the 1940s is very close to what a computer - reduced to an I-Stream - can be.
In the 60s, a D-Stream, on the other hand, was progressively introduced in computers, leading to
what is now known as a Data Computer.
In such computers, a D-Stream is normally related to an I-Stream, from which it cannot easily be
distinguished.
We consider, however, that:
 A D-Stream is a succession of data points that have to be processed in a time-wise dependent
manner, i.e. sequentially, typical of a control-driven environment.
 In a data-driven context, i.e., without a time reference, a D-Stream is a set of data points that
have to be handled/computed either randomly and/or in parallel.
8.4 Broadening Flynn’s Taxonomy, Taxo[1]
Flynn’s model introduces the possibility of having single (S) or multiple (M) I- and D-Streams.
We propose to broaden this model for allowing, in addition, the absence (O) of a stream. This is
justified when one considers some architectures designed after Flynn’s original classification. For
example, we can consider that in ‘dataflow’ types of machines, no ‘instruction stream’ is involved
in such configurations, but only ‘data streams’ in relation with each other via a combiningi switch.
To cover such a case, we propose to extend Flynn’s taxonomy with a new class:
OIMD no instruction, multiple data streams.
The reality of the OIMD class of machines can be stressed if we consider:
SISD as the machines in which I- and D-Streams are handled synchronously.
SIMD as the machines in which there is an attempt ‘to execute several instructions per cycle’
(using everyday language) with the I-Stream still imposing an overall ‘beat’ii (or a cadence,
or, more classically, a ‘clock step’), i.e. an ordering according to the terms of our model.
OIMD as the machines in which D-Streams are totally ‘free’ of any I-Stream, hence having no
‘referenced beat’; these machines are commonly known as ”dataflow machines”.
iThe term combining can intuitively be taken as specifying that the given switch combines different flows of
messages between the different streams, in this case the D-Streams.
iiA big difference between RISC implementations of SIMD structures and CISC ones, is that CISC maintains a very
strict beat (at least as surfaced to the ‘over-lying’ programming environments). Most of the RISC implementations, on
the other hand, are loose on this matter: this triggers two side effects:
 In RISC implementations of an SIMD structure, there is no guarantee the instructions are processed in the order
they are provided along the I-Stream.
 At the time of undefined circumstances, there is no way to know precisely which instruction in the I-Stream
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Figure 13: Taxo[0] in Taxo[1], Flynn’s taxonomy
Having introduced this new OIMD class, we extend and generalize Flynn’s notation in the follow-
ing way: ﬀﬂﬁﬃ
(48)
where x and z can now take the values O, S or M. This leads to a broader taxonomy which we
call Taxo[1], made of nine different classes of computer architectures, depicted in Figure 13 and
expressed as:
0 I-Stream, 0 D-Stream, OIOD Taxo[1]
0 I-Stream, 1 D-Stream, OISD ”
0 I-Stream, n D-Stream, OIMD ”
1 I-Stream, 0 D-Stream, SIOD ”
1 I-Stream, 1 D-Stream, SISD Taxo[0]
1 I-Stream, n D-Stream, SIMD ”
was the source of the undefined value, something which is called unprecise interrupt.
In consequence, the data streams (i.e., the functional units) of a SIMD structure implemented in a RISC machine
are driven by the availability of instructions to be executed and hence can somehow be considered as a ‘data driven’
environment.
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n I-Stream, 0 D-Stream, MIOD Taxo[1]
n I-Stream, 1 D-Stream, MISD Taxo[0]
n I-Stream, n D-Stream, MIMD ”
8.4.1 Some newly classified architectures with Taxo[1]
Broadening the original Flynn’s taxonomy with five new classes allows us to classify architectures
not covered by Flynn’s taxonomy (i.e. Taxo[0]), such as:
Graph reduction machines, which consist of several I-Streams with no D-Streams, hence being
MIOD class machines.
Dataflow machines, which consist of a certain number of D-Streams with no I-Stream, hence
being OIMD class machines.
Turing machines, which consist of one I-Stream able to handle ‘the characters on the tape’, with
no D-Stream available. In such a case, we are in fact dealing with SIOD class machines.
Other artefacts that are not computers, i.e., with no I-Stream and no D-Stream, hence the OIOD
class of machines.
8.5 A Third Stream
Beyond the I- and D-Streams which correspond to the two classical types of elements of a com-
puter, the instructions and the data, our analysis allows us to identify a new stream.
The von Neumann machine accesses, in a similar manner, both I- and D-Streams within the com-
puter memory. But with the advent of the virtual storage concept and more sophisticated addressing
and indexing schemes in general, the concept of name takes a predominant role in modern systems
and leads to the idea of a new stream, which we call the N-Stream.
Our study thus identifies a new basic element of data processing in computers: the names which
are handled in our model as a third stream, which we propose to call the N-Stream.
As we have already seen, two types of names are available in a digital computer:
1. Terminal names (i.e., direct addressing)i
2. Non-terminal names, used in indirect addressing
When a computer handles non-terminal names in a systematicii way for accessing data, we say that
it embodies an N-Stream.
iAn analog computer does not provide any terminal name, but rather directly accesses the raw data in an ana-
log manner. In other terms, an analog computer does not provide a valuation function formalized as  by F.-H.
Raymond[137]. This latter function appears to be a specific attribute of digital computers.
iiBy ‘systematic’ is meant ‘for almost all the names used/known by a program’ as specified in the following para-
graph entitled ’The third axis in non-SIzD architectures’.
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8.5.1 Independent from the Algorithmic Plane: a third axis
So far, computing essentially concentrated on algorithms and computer languages - along with
their syntaxes - in order to be able to describe these algorithms to a mechanical automaton.
Algorithms are meant as a set of successive steps, mostly understandable by human beings, to be
used in order to achieve an objective. This step-by-step description is typical of the reductionist
approach inherited from the ancient Greeks. The transition from one step to another can be dictated
(computer scientists often say ‘driven’) by conditions (such as datum availability) or by a ‘clock
step’ (e.g., a beat), as already mentioned.
Programming is (still) an art, consisting of translating a given algorithm into something that is
called a program and is understandable by both a human being and an automaton.
time axis!
synctactic axis"
 valuation  of names
The third axis:
if ( ...)   then { ....}
    else { ... }
algorithmic#
plane$
Figure 14: The third axis
A program is expressed in a language whose syntax defines the structure of expressions and de-
scribes the rules governing them. In the case of control-driven environments, such as the SISD
or SIMD class of architectures, the syntax of programming languages allows sentences to be pro-
cessed along the time axis, each sentence representing a step of the original algorithm. In such
architectures, a reference beat is assumed to be available in order to coordinate the different steps,
and to provide, in a timely manner, results according to the original algorithm. For such envi-
ronments, the time axis and the syntactic axis spread out a plane, hereafter called the algorithmic
plane.
In Figure 49, the algorithm is represented as a plane made of two axes: the syntactic one and the
time one. We are assuming now that, in digital computers, there is another axis, dealing with the
valuation of names. This newly identified axis is, in current programming practices, commonly
intermixed within the algorithmic plane. We propose to handle it independently of the algorithmic
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plane; for this reason, we say that this new axis is orthogonal to the plane expressing the very
algorithm. Along this new axis, the names of the functions to be carried out by a mechanical au-
tomaton, as well as the names of the data to be manipulated by the given functions, are substituted
into other names to finally be evaluated (i.e., to be given a value or a content).
In a von Neumann machine, adding to all the names (i.e., addresses) the contents of a specified
memory register, is not considered as constituting a name stream. Such a mechanism is indeed
part of the modus operandi of a von Neumann machine[169], and is hence not taken into account
in identifying the existence of a name stream for that context.
8.5.2 Virtual Storage
The first mechanism that comes to mindi relative to the third stream is the concept of virtual
memory, which is a replacement of names (or a substitution of names); indeed, a name belonging
to virtual memory is substituted for a name belonging to real memory. In other words, virtual
memory is embodied as a mapping from the name of an object (generally a byte) to its position in
real memory. This is quite a common mechanism and the elements it is handling have nothing to do
f_xlation
Evirtual
Ereal
base addr% index
&
B-GPR X-GPR'
data addr: B,X,D(
displacement
Disc.
data(
page fault)
handler*
(cf. Figure 6)
Figure 15: Virtual storage as a mapping device
with either instructions or data, but very specifically with names. Though quite simple in the case of
virtual storage, the succession of names dynamically mapped constitutes a name stream according
iIt comes easily to mind because it is one of the best known cases, where names are handled separately from the
algorithmic plane: in other words, a forerunner to our study.
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to our model. Other, more elaborate, structured name streams have been proposed [95, 97]. Virtual
storage is a first case to exemplify the Third Stream.
It is expressed in our model (and depicted in Figure 54) through the following sentence, intuitively
introduced here: + ,.-
/1024365 7 89;:</->=8?2@960AB/-
(49)
which means that the mapping f xlation transforms (i.e., maps) the space of names
8?29C0A./-
unto
the space of names
89;:</-
, itself valuated by a D function, a possible implementation of which is
detailed in Figure 15.7.1.
This step of our analysis allows us to point out that one classical aspect of the Third Stream resides
in its mappings.
8.5.3 The third axis in non-SIzD architectures
In non von Neumann digital computers (i.e., in Taxo[1] terms, any class but SIzD), such as those
provided by the OIMD class of architectures for which no reference beat exists (i.e., no time axis
is used to order the transition between the different instructions along the I-Stream), the different
steps are being driven by the availability of data in conformity with a set of firing rules.
In such data-driven environments (in contrast with the control-driven SIzD class of machines),
the valuation of names can also benefit by being handled independently from the D-Streams. In-
deed, as soon as any name substitution (beyond the valuation function D ) is being handled in
order to make data available, a stream of names exists. For example, the ’Tagged-Token Dataflow
Architecture’[13] is typical of the existence of a name stream for a dataflow machine.
8.5.4 The N-Stream, a new element of taxonomy
The model we are using to develop this taxonomy allows us to identify a third stream (in addition to
the classical ones introduced by Flynn, namely the instruction and data streams). These two Flynn
streams correspond to two classical types of elements of a computer, namely the instructions and
the data, that the von Neumann machine accesses in a similar manner within the computer mem-
ory.
Shore’s taxonomy[157], on the other hand, introduces a lower level of detail than the level of hard-
ware implementation we are dealing with.
Hockney and Jesshope[64], though developing at the lower level followed by Shore, are mention-
ing in their paragraph entitled ”An algebraic-style structural notation (ASN)” that the notation is
structural and based on a shorthand indicating the number of instruction, execution and memory
units, and the manner of their interconnection and control. It should be noted that, though not
identifying a third stream, Hockney and Jesshope are speaking of three elements, two of which
can easily be identified with the instruction and data streams (respectively ‘instruction’ and ‘exe-
cution’); the third element is made of ‘memory units, and the manner of their interconnection and
control’ the nature of which cannot be related to Flynn’s taxonomy.
According to our model, this third element of a computer can be identified as a set of names which
constitutes a new stream, the name stream, or N-Stream, which develops along the third axis.
The resolution or valuation of successive names constitutes in modern systems an important activ-
ity by itself, which is, according to our model, analogous to the activity of a third or N-Stream.
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8.6 Deepening Flynn’s taxonomy, Taxo[2]
The architecture introduced in [95] and used as our model for this taxonomy, deploys the basic
Flynn scheme on a third dimension: it introduces the notion of a name stream (in addition to
Flynn’s instruction and data streams). We propose to extend the usual Flynn notation in introduc-
ing a new field describing this third stream. This field is placed between the I- and D-fields in the
following way: EGFﬀHIﬁﬃ
(50)
where x, y and z can take the values O, S or M and define a new layer which we call Taxo[2]. It
yNJ
S
S
O
O
 x I
M
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M
M
zD
Taxo[0]K
Taxo[1]K
Taxo[2]:
Figure 16: Taxo[0] in Taxo[2], Flynn’s taxonomy in perspective
gives rise to a greater number of possible basic configurations for each of the 9 classes of Taxo[1]:
(as depicted in Figure 16):
xI ON zD -machines in which there is no active or specific handling of names, hence no name
stream.
xI SN zD -a great variety of architectures embodying a single name stream.
xI MN zD -an even greater variety of architectures, which should allow flexible parallel environ-
ments to be considered with multiple name streams.
This leads to a new taxonomy with a total of 27 different classes.
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8.6.1 Some newly classified architectures by a deepened Flynn’s taxonomy
One can also notice that the proposed layer of taxonomy, Taxo[2], allows us to discriminate, for
example, between:
The classical von Neumann machine, hence with no virtual storage, (SIONSD) and one with
virtual storage (SISNSD).
The Cray-1 machine providing vector functions (hence one N-Stream for handling the vectors)
but no virtual storage, hence part of the SISNMD class; and the IBM 3090 with Vector
Facility providing vector functions and with virtual storage (hence two different N-Streams),
hence part of the SIMNMD class of machines.
The machines proposed in [95] are also part of the SIMNMD class.
Based on such a broader and deeper taxonomy, one can easily identify the original Flynn taxonomy
as the foreground dotted-line plane (which we propose to call Flynn’s plane) of Figure 16
8.6.2 An example from C
The first example we have outlined regarding the existence of the N-Stream is virtual storage.
This third stream is, most of the time, hidden in today’s programming practices and relates to both
I- and D- Streams. The following C statement can give us a trivial instance of this dual interaction:
LMENPO
=
MRQSNUT
=
MWVXVZY (51)
with:
value ‘1’ specifying the first name of a space
8
i, which is used for both the I-Stream and the D-
Stream;
‘i++’ being the way, in C, to ask for the next name;
value ‘4’ specifying the last name of space
8
i and hence the limit at which both I- and D-Streams
will be contained.
It therefore generates the following space, depicted in Figure 17:
8
M[\NP]O
= ^= _W=
TW` (52)
Such a trivial usage of the name i is stressed by the fact that nowadays some compilers do not
require i to be previously defined as an integer, because it is actually more ‘a name of type integer’
than an integer as handled by the mechanical automaton.
8.6.3 Another instance of a name space: Intel MMX
Recently, Intel, with its MMX Technology[170], introduced an SIMD structure in its IA archi-
tecture embedded in the Pentium and Pentium-Pro line of products. This was done to speed up
multimedia processing by exploiting inherent parallelism in the implementation of the architec-
ture. A processor with MMX technology is able to handle a pack of data referenced by a set of
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d1  d2  d3  d4a
loop:
instance 1
instance 2
instance 3
instance 4
{ 1, 2, 3, 4}E i:=
Figure 17: An ordering
names along the N-Stream. The different types of data packs that MMX supports, are:
8bRcedCfhgiRj
FEk
g
[\Nl]nm
=poW=	q=
T
=r_W=	^=
O
=rs
` (53)
8bced6fhgiutwvhxni
[yNP]
o=
T
=	^=ps
` (54)
8bcdCfhgi{zWtwvhxni
[\Nl]6T
=rs
` (55)
or 8bced6fhgiR|etwv.xCi
[\NP]
s
` (56)
depending on the type of data considered.
In consequence, the multiple data-points expressed by the MD term of SIMD are actually gathered
together by a space of names, which would tend to show that MMX is actually introducing an SI
SN MD structure.
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8.6.4 From modelling von Neumann machines to combinings
Though conventionally not covered by the taxonomies proposed up to now, a von Neumann ma-
chine embodies a hierarchy of memories according to ‘the hierarchic principle for memory organs’
proposed in the original work of John von Neumann[169]. A hierarchy of memories is depicted
in Figure 15.7.1: A valuation function D is performed in order to access the content of an address
within the level 1 cache; if it is undefined (i.e., the content of the given address is not located
within the level 1 cache), a discontinuity is performed, the codomain of which is another valuation
function D , but this time, unto the level 2 cache; this achieves a more complete modelling of the
originally proposed von Neumann machine.
The memory hierarchy as depicted in Figure 15.7.1 can also represent, in a formal way, what
Skillicorn[158] introduced as an ‘intelligent device’:
instruction
address. Disc.
Disc.
Level 
3.
Level 
2.
Level 
1.
gsw_n:n
Level 
1.
Disc.
data
address.
machine }
check
handler
Figure 18: Harvard hierarchy of memories
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The valuation function D unto the level 2 cache is, in general term, handled by a combining switch
gsw n:ni, in order to jointly access the level 2 cache, from both the I- and the D-Streams. In this
way, this model allows us to go further in specifying more specific attributes of a memory hierarchy,
such as a Harvard structureii. Similar to the valuation function D unto the level 1 cache, if the D
unto the level 2 cache is undefined, a discontinuity is handled, the codomain of which is a valuation
function D unto the level 3 cache, generally the main memory. If this latter D unto the main
memory is itself undefined, a machine check is triggered, which is formalized as a discontinuity,
the codomain of which is a machine check handler, part of a cooperating operating system.
Note that
1. the codomain of a discontinuity is, in this case, an environment (as is also depicted in Figure
54, the page fault handler codomain of the discontinuity for mapping f xlation).
2. Figure 15.7.1 is a detailed implementation of the last D function in Figure 54, which is
valuating the space of names
8{9n:</-
.
Combinings are used, within the scope of this study, to formalize switches, the function of which
is generally to obtain a new destination name by merging or sorting (i.e., combining) submitted
input names. This is exemplified in Figure 15.7.1, as part of the memory hierarchy. Of course,
depending on the topology and/or number of inputs and potential outputs, a great variety of such
combinings can be designed specially for multiprocessor environments. These types of combinings
formalizing switchesi are named gsw.
iCombinings are operators of an algebra which, out of a certain number of mappings, build new mappings.
For the sake of simplicity, all the switches within the scope of this article are taken as combinings. Non-combinings
switches, however, exist.
iiThe term ‘Harvard structure’ comes from the design of some of the earliest computers: The Harvard Mark III
(1950) used a separate magnetic drum to store its programs, in contrast to machines being designed at Princeton that
used a unified memory system (the so-called ‘Princeton structure’), as advocated by John von Neumann.
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8.7 Interaction of N- with I- and D- Streams, Taxo[3]
As shown with the simple example from C, the N-Stream relates to both the I-Stream and the D-
Stream.
When relating to I-Streams, the N-Stream is classically embedded as the set of branch op-codes,
branch guessing techniques, predication etc, making it possible to build up the successive addresses
from which the opcodes are fetched in order to realize the desired computing.
When relating to D-Streams, the N-Stream allows the data access to be indirect (i.e., to use index-
ing), which is generally the case for any structured data.
To differentiate between these two types of interaction, we now introduce a new layer in the tax-
onomy, coined Taxo[3], where the N character, representing the N-Stream, is surrounded by two
parameters:
M
H
i
(57)
where:
i represents the interaction of the N-Stream with I-Streams. It can take the following three values:
O when there is no N-Stream
S when there is one N-Streamiii
M when the handling of names is done through several automata, allowing several N-
Streams to be handled simultaneously
d represents the interaction of the N-Stream with D-Streams (it can also take the three potential
values O, S and M):
In case of a control-driven environment, it represents the access to the data.
In case of a data-driven environment, it represents the interactions between the D-Streams.
iiiWhen SI is specified, then SNd means that there are functions for structuring the I-Stream, such as branch guess-
ing, etc. When MI is specified, then SNd means that there is a means of communicating between the multiple
I-Streams.
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Assuming we have compiled the following simple C loop, which just goes through a loop updating
an indexed array called tableau:
#define MAX SIZE 4
main()
]
int n=MAX SIZE;
int i;
int tableau[MAX SIZE];
for(i = 0; i Q n; i++) ]
tableau[i]=i;
`
return 0;
`
which produced, as object code, the following sequence of machine instructions that the mechani-
cal automaton (in our case, an IBM RISC/6000) is capable of handling:
............................
__L18:
cal r3,4(r0)
st r3,56(SP)
cal r3,0(r0)
st r3,60(SP)
l r4,56(SP)
cmp 0,r3,r4
bc BO_IF_NOT,CR0_LT,__L54
__L34:
l r3,60(SP) <----
ai r3,r3,1
st r3,60(SP) <----
l r4,56(SP) <----
cmp 0,r3,r4
bc BO_IF,CR0_LT,__L50
b __L54
__L50:
b __L34
__L54:
............................
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Notice the following:
The instructions located between the labels L18 and L34 are there to set up the loop. Concep-
tually, they are part of the N-Stream, and they could very well be implemented as part of the
D-Stream in a less advanced design.
The four instructions with a mark including a ’d’, correspond to the C sentence tableau[i]=i;
within the loop.
The two instructions marked with an ’Nd’ correspond to the access to the memory, in order to
implement the given C sentence.
All instructions between the labels L34 and L54, which are not marked, are there only to
control the loop. They are typical of the i side of an N-Stream, i.e., the one shaping up the
I-Stream.
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Based on the previous analysis of the given sequence of instructions, we have spelled out concep-
tually by which streams (I, N (i, d), D) each instruction of the sequence would be handled, which
leads to the corresponding four columns:
I-Stream -showing what the I-Stream would actually handle.
N-Stream -consisting of two subcolumns:
i side -showing the instructions the N-Stream would handle in order to structure the I-
Stream.
d side -showing the instructions the N-Stream would handle in order to access data.
D-Stream -showing the instructions the D-Stream would actually handle.
I-Stream N-Stream D-Stream
i_side d_side
__L18:
cal r3,4(r0)
st r3,56(SP)
cal r3,0(r0)
st r3,60(SP)
l r4,56(SP)
cmp 0,r3,r4
bc BO_IF_NOT,CR0_LT,__L54
__L34:
l r3,60(SP) <--- Nd
rlinm r4,r3,2,0,29 <--- d
a r4,SP,r4 <--- d
st r3,64(r4) <--- Nd
l r3,60(SP)
ai r3,r3,1
st r3,60(SP)
l r4,56(SP)
cmp 0,r3,r4
bc BO_IF,CR0_LT,__L50
b __L54
__L50:
b __L34
__L54:
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We use this very simple example to illustrate the three distinct streams that already exist in current
codes, but are, most of the time, intermixed, conceptually as well as concretely. More elaborate
cases might easily be found in C++ as the responsible standardisation committee boldly incorpo-
rated, at the last moment, the Standard Template Library (STL), certainly a major step to help, in
the future, sorting out this otherwise intermingled situation.
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Figure 19: Taxo[0], Taxo[1] and Taxo[2] in Taxo[3]
Figure 19 unfolds all the 49 possible combinations of Taxo[3] in which the central ring holds the
possible values of iNd, themselves classified upon the values of yN of Taxo[2]:
y=O defining a sector of Taxo[3] which corresponds to the 1st plane of Taxo[2], itself correspond-
ing to Taxo[1], itself containing Taxo[0];
y=S defining a sector of Taxo[3] which contains the 2nd plane of Taxo[2] split into two sub-planes
respectively corresponding to ONS and SNO; one can notice that all possible classes are not
valid: when i=S (or d=S), there should be at least one I- (respectively D-) Stream present
(i.e., classes with x=O (respectively z=O) have no meaning in such cases), as reflected in
those two sub-planes;
y=M defining the largest sector of Taxo[3] which contains the 3rd plane of Taxo[2] split into
six sub-planes sorted out along the central ring in growing order after sub-plane SNO of
sector y=S; similarly to this latter sector, and as reflected in the left part of this figure (which
corresponds to the considered sector), when i=S/M (or d=S/M), there should be at least one I-
(respectively D-) Stream present (i.e., classes with x=O (respectively z=O) have no meaning
in such cases);
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8.7.1 Classification of some architectures
Trying to sum up this layered classification of computer architecture, we introduce the following
table where column
1. is the common name of the architecture that is classified in the following columns;
2. is the classification (if applicable) with the reference layer, Taxo[0];
3. is the classification with the potential absence of a given stream (O), Taxo[1];
4. is the classification with the 3 streams, called Taxo[2];
5. is the plane of Taxo[2] (i.e. the sector of Taxo[3]),
6. is the classification with the 2 sides of the N-Stream, called Taxo[3].
Considering different instances of Vector Processing, Cray-1 is characterized by a ONS N-Stream
structure, because, as for MMX, the data are accessed through spaces of names that allow to ’batch’
them. The same is true with the IBM 3090 VF with a complementary N-Stream handling virtual
storage, hence leading to a ONM N-Stream structure.
Computer architecture Taxo[0] Taxo[1] 3 streams, plane[2], 2 sides of the N-Stream,
Taxo[2] sector[3] Taxo[3]
Non-computer n/a OIOD OI ON OD 1 OI ONO OD
Turing machine n/a SIOD SI ON OD 1 SI ONO OD
von Neumann (w/o v.s.) SI ON SD 1 SI ONO SD
(with virtual storage) SISD SISD SI SN SD 2 SI ONS SD
Vector processor SI yN MD 2 SI ONd MD
Cray 1 SIMD SIMD SI SN MD 2 SI ONS MD
IBM 3090 VF SI MN MD 2 SI ONM MD
Intel MMX SI SN MD 2 SI ONS MD
Intel Pentium Pro + MMX SIMD SIMD SI MN MD 3 SI SNM MD
Superscalar SIMD SIMD SI MN MD 3 SI SNS MD
Data flow machine n/a OIMD OI yN MD 3 OI iNd MD
Graph reduction machine n/a MIOD MI yN OD 3 MI iNd OD
Astronautics ZS-1 SIMD SIMD SI MN MD 3 SI MNS MD
Table 1: Some computer architectures
8 TO-BE-PUBLISHED PAPER: ON COMPUTER ARCHITECTURE TAXONOMY 108
On the opposite, a Superscalar processor is characterized by a SI SNS MD structure because it
is based on sophisticated instructions scheduling (hence shaping the I-Stream) that MD (i.e the
superscalarity) are to handle. Most of the Superscalar processors having also a virtual storage, the
d side of their N-Stream is set to S. The same is true to explain the difference between MMX alone
(ONS for a single N-Stream to handle packed data) and its implementation within a Pentium Pro,
a processor with ‘out-of-order handling’ of the I-Stream (hence with a S on the i side of its N-
Stream) and a second interaction on its d side to express the presence of a virtual storage, leading
to an overall SNM N-Stream structure.
The Astronautics ZS-1 processor[161] is a decoupled architecture[160] implemented with several
functional units able to simultaneously handle several A (like addressing) instructions, while pro-
viding a virtual storage, hence being characterized as SI MNS MD.
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8.7.2 Toward a general schema
The proposed classification makes it possible to elaborate a general schema as depicted in Figure
20 where, starting from mere artefacts, one can differentiate between architectures based on the I-,
D- or N- Streams, where, successively:
non computers are classified as having
no stream (either I-, D- or N-);
analog computers appear as having
no I-Stream, one or several D-Streams and
no D (valuation) function;
symbolic computers have no I- or D- Stream but, at least, one N-Stream;
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Figure 20: A broad subdivision of ArteFacts
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data-driven computers being with no I-Stream but many D-Streams, by analogy
demand-driven computers have no D-Stream but multiple I-Streams;
von Neumann machines are typified as SIyNSD machines;
SIMD machines of Taxo[0] are deepened by
SIyNMD machines detailed in Figure 21;
MIMD machines of Taxo[0] are enlarged by
MIyNMD machines detailed in an upcoming article[102].
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The SIyNMD class of machines is further analyzed in Figure 21, first of all based on the y- value,
where:
y=O leads to the CDC 6600-7600 machines (no vector or virtual storage capability);
y=S and d=S leads to the Cray 1 or the Intel MMX, each one with its own way of packaging data
allowing multiple D-Streams to operate;
y=M is further discretized upon the value of the i , d sides of the third stream, leading to:
d=M corresponding to the CDC Cyber 205 or the IBM 3090-VF which both embody a
vector and a virtual storage capability;
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RISC
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Figure 21: SIyNMD Machines
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i=S and d=S corresponding to machines with sophisticated instruction handling (out of or-
der, etc..) and virtual storage mechanisms;
i=S and d=M corresponding to a machine like an Intel Pentium Pro with MMX (and follow-
ons), e.g. a machine structured like an SNS class of machines complemented by a
feature allowing package of data to be specified and handled (MMX), leading to d=M.
i=M and d=S characterizing machines such as the Astronautics ZS-1[161] (which is able
to simultaneously handle several fixed point/memory addressing instructions), or the
Tera MTA[4] (which is able to simultaneously handle 128 separate streams), while
providing a virtual storage.
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8.8 Conclusion
Classifying computer architectures is necessary as more elaborate, sophisticated and diverse par-
allel environments are emerging. The proposed taxonomy covers, in a uniform and systematic
way, much larger aspects of computer structures than its predecessors, especially in broadening
and deepening Flynn’s approach:
Taxo[0] Flynn’s model, the base reference.
Taxo[1] Flynn’s model broadened with OD and OI, i.e., the potential absence of a stream.
Taxo[2] Flynn’s model deepened with a 3rd stream, the N-Stream.
Taxo[3] Flynn’s model along with the respective interactions of the N-Stream, with both I- and
D-Streams (iNd).
We have already conducted further analyses of the N-Stream along several directions, exploiting
the proposed layering of classifications; space limitations have lead us to consider them in upcom-
ing papers; it consists in
 Handling clusters of processors/systems[102].
 Classifying programming models, generally any structure beyond the mere native mode of a
given architecture[103].
Such an approach has also shown the possibilities to define architectures properties allowing to
figure out:
 Which architecture fits a given programming model the most.
 The expected scalability of a given structure.
and hence opening ways to compare and quantify architectures, which should lead to a brand new
set of activities beyond computer science per se.
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9 Language NL/1: Backus-Naur-Form
Elements making up our model (namely, morphism, functor and natural transformation) can be
embodied in different manners, these implementations are respectively named ordering, mapping
and combining. This section details the grammar of a language to manipulate them. We propose
to call this language Names Language/1 (NL/1 for short) and define it hereafter via a Backus-Naur
Form:
sentence  ::=

element  

algo 


space  := (

ordering  ,

parm list  )
;

namelist 


mapping  := (

mapping list  )

combining 


mapping  

space 

space 


Xc-code  (

parm list  )

element  ::=

ordering 


mapping 


combining 

mapping list  ::=

mapping  ,

mapping list 


mapping 

name list  ::=

name  ,

name list 


name 

ordering  ::= 

name 

space  ::= 

name 
n< 


name 
6¡¢¤£¥4¦

name 

mapping  ::=


name 
n< 


name 
6¡¢¤£¥4¦

name 
§6¨

name 

combining  ::= ©

name 

Xc-code  ::= ª
n< 

X«­¬
¯®°²±>©n³

ª
6¡¢ £´¥@¦
X«­¬
¯®µS±©
¨

©n¶
¡4· 
©n¶
¡@¸ 
©;¹
 ¡º¥4»

algo  ::=

name 

parm list  ::= ‘any character’ ,

parm list 

‘any character’

name  ::=

a-b,A-B,0-9 
NL/1 Backus-Naur Form
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Two elements are never explictly declared, but rather always implicitly defined; they are:

C6ﬂ

exx which is implicitly introduced when a new space  xx is defined. It is subsequently
used
– as an identity mapping to identify the given space with combines;
– as an Xc-code order to obtain the next name in the given space, based on the ordering
 structuring the space.
½¼ yy which is defined when the © hierarchy is used to define a
6¨
zz.
9.1 From NL/1 sentences to new operation codes
In the perspective of handling data irregularities, we will use a space
{¾¿\ÀÁªÂÄÃÆÅhÇ4ÈÊÉpË Ì<ÍÎ<Ì6¾ºÏRÐ ÑÍeÒºÓuÔ.ÉpÏRÍeÂÄÔ Ë ÕÍeÖ1Ô Ö1ÍÎC×¾ºÏuÍeÒ¾ØÌ	Ù{± (58)
where mPofR is the pattern of references structuring  i; when no ordering is specified for this
space, such as in the sentence:
Ú¾R¿yÀÛªË Ì<ÍWÎ6Ì<¾ÏuÐ ÑWÍeÒºÓRÔhÉrÏuÍeÂÜÔ Ë¤ÕRÍeÖ1Ô Ö1ÍÎC×R¾ÏuÍeÒº¾
Ì	Ù{± (59)
this space  i is structured, by default, by the ordering morder, the natural order. Thus  i by
default is defined as:
{ÝÞ¿\ÀÁªºßÅhÎC×uÔÎÉ	à¤á
¬ãâ
áÝ
«
© ä
¬å
æ
®1É
«­¬
¯® àèç
¬é
®
éﬂ¬ãâ;ê
Ý
«E¬å
ÝáëW± (60)
This NL/1 sentence defines to the engine,
 a space  i
 structured by the order morder,
 its first name being starting value
 and its size name space cardinality.
This space  i is handled by our engine within a given scope of the running I-Stream, starting at
the next instruction of the I-Stream until bounding label is reached.
This is expressed via an operation codei gx with two operands (triggering the activation of a com-
bining gx within our engine):
ÐeìÁÚ¾ÉpíÞÅ.ÓRÏ×R¾ÏuÐ ÒºÍíÞÔÒ (61)
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When interpreted, this operation code will be decomposed according to the definition of  i and
leads to:
Ðeìî¾´ÉpÂÜÃÆÅhÇ4ÈïÉrË Ì<ÍÎ<Ì6¾ºÏuÐ ÑWÍeÒÓuÔhÉrÏuÍeÂÜÔ Ë¤ÕÍÖ1Ô Ö1ÍÎC×R¾ÏuÍeÒº¾
Ì	ÙðÉpíÞÅ.ÓÏR×R¾ÏuÐ ÒºÍíÞÔÒ (62)
or, when the default value is taken, by the sentence:
Ðeìî¾ÉrË ÌñÍÎ<Ì6¾ÏuÐ ÑÍeÒºÓRÔhÉrÏuÍeÂÜÔ Ë¤ÕRÍeÖ1Ô Ö1ÍÎC×¾ºÏRÍÒ¾ØÌ	ÙòÉèíÞÅBÓRÏR×¾ºÏRÐ Ò
ÍíÞÔÒ (63)
which is equivalent to the sentence:
Ðeìî¾ÉrÂÜÅhÎC×RÔÎãÉrËﬂÌ<ÍÎ<Ì6¾ºÏRÐ ÑÍeÒºÓuÔ.ÉpÏRÍeÂÄÔ Ë¤ÕRÍeÖ1Ô Ö1ÍÎC×¾ºÏuÍeÒ¾ØÌ	ÙðÉpíÞÅ.ÓÏR×¾ºÏuÐ Ò
ÍíÞÔÒ (64)
Such sentences expressed with an operation code that our new engine can understand, will be used
in the study of different cases in Chapter 8.
iSuch an operation code is added to the instruction set of the processor on which our new engine is implemented
in complement to the classical mechanical automaton.
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9.2 Implementation of some NL/1 sentences in C++
We have used some NL/1 sentences to handle data irregularities across the memory gap. This
section details the equivalence between several NL/1 sentences and their C++ counterparts.
The C++ implementation evolves around the definition of a C++ object called ShM stream, which
defines an N-Stream at the level of the programming model:
ÝóÀ à¤á
¬â
áÝ
«
© ä
¬åØæ
®1ô (65)
õGöh÷
à¤á
â
®
¬
øªºÝùÉp¯úüû
­ý
±	ô (66)
which is equivalent to the NL/1 sentence (58)
and implies the following syntax for the Constructor ShM stream::ShM stream:
äû6Ý
ê
õGöh÷
àñá
â
®
¬
þ¿ß¿
õGö.÷
à¤á
â
®
¬
øªºÝ
«
á	É

æh«Eé
á ;± (67)
This same C++ object can also be defined as:
ÝóÀ à¤á
¬â
áÝ
«
© ä
¬åØæ
®1ô (68)
õðöh÷
à¤á
â
®
¬
øª
Ý>±	ô (69)
when an ordering morder is implictly considered as in the NL/1 sentence (59).
The name space cardinality parameter is given in C++ by the following normal C++ syntax:

û
â
ª
ÝRÀ à¤á
¬â
áÝ
«
© ä
¬åØæ
®1ÉpÝ
X«E¬
¯® àèç
¬é
®
éﬂ¬ânê
Ý
«­¬å
ÝºáëBÉpÝ

± (70)
The bounding label parameter of sentences (61)-(64) is given in C++ by the classicali  character
in the following syntax:
for(i=starting value;i

name space cardinality;i++) 
;

iBy ‘classical’, it is meant that it is up to the C++ compiler to recognize the equivalence between the  character
and the bounding label parameter of NL/1.
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The IBM Model 92 Loop Mode: a precursor implementation The IBM Model 92 had a
provision for effective handling of short loops. Whenever a successful branch to a numerically
smaller target address occurs, and if the address of the branch instruction and that of the target
both fall into an eight-long word block (and if the machine is not already in loop mode), the
machine will enter loop mode.
During loop mode, the machine fills the primary instruction buffer to full capacity (eight long
words, or about 20 instructions), starting from the word containing the target down through the
loop-creating branch instruction and beyond. The machine does:
1. utilize the contents of the buffer without further instruction fetch;
2. guard against violations over the eight long words in the buffer;
3. speed up the loop-creating branch. A simple branch will be faster by one cycle; a conditional
branch will be treated as ”probably successful”.
The machine reverts to the normal mode if the loop-creating branch becomes unsuccessful, or if a
branch outside the primary buffer is executed.
The past existence of such a loop mode, has been an encouraging sign-post for our study, hence
validating our model which tends to incorporate the generalization of such a 30+ years old imple-
mentation.
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9.3 A Graphical Interface for the new model
The new objects introduced by our model in a computing environment, namely ordering,space
of names,mapping, combining, discontinuity can be defined and manipulated by NL/1 sentences.
Providing a geometric view of computer architecture, they are good candidates for a graphical in-
terface as well.
At the origin of our study, such a graphical interface has been developed in SmallTalk[159], the
promising programming language for that matter at that time (beginning of the 90’s). The Java lan-
guage has, (mainly because of marketing pressures and not so much because of technical virtues),
taken the pro-eminent role..... For such pragmatic reasons, the original code has been converted
and/or adapted to Java 3D [89, 93, 98] that lead to such graphical interface as depicted in Figure
22.
Shapeware
ShapeW3D
Figure 22: An architecture graphical representation
It has also been naturally proposed that such a graphical interface (or its equivalent) be used for
the geometric analysis of computer architecture[104].
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10 Handling Structured Data in Parallel: a New Engine
Our model , first described in [95], differentiates between what could be called the operational
dimension (herein called the algorithmic part), i.e. the sequence of arithmetic and algorithmic
operations performed on data points, and the addressing or indexing dimension (herein called the
declarative part) which supplies the data points or objects. A separate engine is proposed to handle
access to structured data, which performs the indexing function and supplies the data objects to a
multitude of Numeric Intensive Computing (NIC) engines for parallel computations: Depending
on the implementation, indexing can be done asynchronously with the computational operations
of the NIC engines. The model developed is characterized in that it provides:
1. A means of specifying to the new engine, the data structure one wants to deal with in a
given computing environment, and optionnally the pattern by which the data are referenced.
2. A means to specify to the new engine, how the indexing structure has to be handled, also
classically known as a mapping .
3. Operators are defined to allow the new engine to combine different mappings into a new
one, hence forming an algebra. The most obvious example of this operators algebra is
the composition: out of two mappings f1 and f2, it ’chains’ the execution of f2 after the
execution of f1 to give:
f  (f2,f1)go. (71)
This engine handles the following objects giving the ability for the user to specify them:
 indexing structures, patterns of references
 mappings
 algebra of operators
It is expected that some of these objects might be hardwired for a given machine but that the user
will be able to define his/her own.
Figure 51 gives a schematics of the new engine, which is described in the following paragraph.
10.1 A New Data-Parallel Paradigm
What our model introduces is the exploitation of a new engine equivalent to a ’programmable
I-unit’ within the scope of the data-parallel paradigm: This engine labeled Xc (to differentiate it
from the mechanical automatons, i.e. the execution units, here after called Xme) is logically placed
in the following manner (see Figure 51):
 i-Xme is the stream of algorithmic language handled by Xme;
 i-Xc is the stream of declarative sentences defined to Xc to handle names;
 i-Xme cache is a generic name for any implementation (such as distributed cache, shared
cache, stack, etc..) suited to the given Xme hardware;
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Figure 23: A new engine
 names cache is used to ’cache’ indexes (and more generally names) handled by Xc;
 i-Xc cache is a local memory in which Xc stores the objects it ’understands’ - indexing
structures, mappings, algebra operators - defined along the general instuction stream. They
are retrieved later for handling the different indexing structures accessed during the very
computation within the given environement;
 Xc will, most of the time, maintain a Names Look-aside Buffer (NLB) of the most recently
handled index;
 the interrupts mechanism is optional (hence the dashed lines on figure 51). It is mainly
needed when trying to keep such a processor operating in a logically coherent, and repetitive,
way, one of the goal of CISC architecture (as well as of some MPP). RISC technology has
so far done the economy of such a mechanism, which has lead to imprecise interrupts and
the like;
 vnb1 is only loaded with the traffic for direct addressing, i.e. the  valuation function [137];

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because vnb2 traffic is quite lighter than the equivalent traffic in the Princeton or Harvard
architectures, a large part of the traffic in this von Neumann tube being handled directly by
Xc;
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 istr represents approximatively the same traffic as istr in the Harvard architecture (Figure
51). As Backus noticed it [16], the major part of the traffic on the von Neumann bottleneck
is triggered by data access, hence our focus on the interaction between N- and D- streams.
Interaction between N- and I- streams are classically handled by the I-unit as intensively
developed in the past decades in order to speed up superscalar chips.
10.2 On Caching ... to Shemot
There are two difficulties while using a Harvard architecture:
1. the use of self-modifying programs (the store-into-the-I-Stream syndrom),
2. the static size allocation of both caches.
The most fundamental cache-related issue remains the locality of reference: Will most of the
data for a given application fit within the cache? Are all the data within the cache used by the
application? Applications interactions, etc ..
Back in 1968-69, in an effort to understand the nature of the jobstream resulting from the High
Energy Physics data processing, CERN undertook a study characterizing the various categories of
their typical jobs. Using a carefuly composed jobstream (known as the CERN jobstream) they have
been able to measure and compare the power of most high performance machines available on the
market, in terms of their so-called CERN units. A surprising result of this study called POM (for
Program of Measurement), has been to show that their jobs performance were mainly independent
from the cache size.
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Figure 24: Shemot architecture
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Indeed, a simple ratio between bare processors clock speed - of the same architecture - has always
given a fairly accurate approximation of the number of CERN units that the actual runs confirmed
afterward. This is typically due to the complex structure of HEP data, for which locality of refer-
ence is too trivial an approach. In other terms, the pattern of references for HEP applications are
such that they considerably reduce the benefit of a predictive approach based on a good locality of
references and slow down the performance of the given system to its base cycle time.
Reference [95], an early outcome of our project, proposes a new cache architecture generalizing
the Harvard architecture. It differentiates names from actual data into two separate caches, in the
same way as the Harvard architecture differentiates instructions from data.
This model departs from the most current cache architecture in that it splits up the data cache of
the Harvard architecture, into two different caches: the names cache and the data cache. Splitting
the data cache leads to an overall new cache architecture comprised of three separate entities, the
instructions, the names, the data caches.
Separating the data cache has the advantage of eliminating interference between data and names
references and should allow (along with the related new engine) more control over the way data
are referenced, hence departing from the usual locality of references, to a more realistic pattern
of references. These two characteristics represent the main departure of this Shemot architecture
from the Harvard architecture.
10.3 Expected performance
Based on today’s set of criteria, our proposed engine can only be justified by the gain in perfor-
mance it should provide. We will examine where and how to evaluate it.
10.3.1 Computational complexity
As Christos Papadimitriou put it in his book [126] regarding parallel models, our engine might
be changing the complexity class of a given algorithm, but there is no way, known as of today, to
specify if/how our engine might influence it.
10.3.2 Microarchitecture part of CPI
As Philip Emma advocated it in his article [40] on the topics, the use of cycles per instruction
(CPI) is the metric of choice in processor microarchitecture discussions. What Emma calls a
benchmark is the set of events measured directly from a program without the knowledge of the
microarchitecture of the processor that will execute the program. Such a benchmark is of the same
nature as to classify the algorithm of which the given program is the translation, into a complexity
class.
As our engine is merely at the level of the microarchitecture, it does not directly interfere with
the complexity class of the algorithm, nor with the benchmark of the program. At least, it is that
way as long as the programming model is not changed as compared with today, as we have been
assuming. Further implications of our proposed model might choose differently in the future. All
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of this is in coherence with what we called the orthogonality of the axis which we introduced in
Chapter 1 and that we so far have tried to analyze.
10.3.3 Work and Depth
Guy E. Blelloch in his book [23] developped a performance model for data parallel computing
based on the concepts of work and depth. Such a performance model is independent from the
classification of algorithms based on their complexity. It is more in the direction of quantifying
parallel architectures, and we will try to generalize exploiting our model of the N-stream.
10.4 Data References
10.4.1 Preventing is better than to cure
Opening up several new possibilities in handling complex structured data in parallel environments,
the model proposed in [95] provides also an a priori new position regarding the actual data ref-
erences. Indeed, patterns of references (instead of an a posteriori locality of references) can be
defined or provided by the user (or a system function on his/her behalf), thus enhancing the avail-
ability of data to the mechanical automaton.
10.4.2 From Locality of references to Pattern of references
Pattern of References is the way data are successively accessed from the program. Since Project
MAC at MIT, it has been recognized that programs, most of the time, present some locality in
their successive data references and this charateristic has been named the Locality of References.
Locality of reference has been defined by P.J. Denningi as follows:
The concept that a program favors a subset of its pages during extended intervals
(phases) is called locality of reference.
....
A program having good locality of reference is one whose storage reference pattern
in time is more local than global in nature, i.e. references are confined to only a
small set of pages (not necessarily contiguous in the virtual address space). If, on
the other hand, the size of the set is large, then the locality of reference is poor.
However, given the importance of irregular data structures in terms of concrete involved instances
(cf. Appendix H starting page 345), we precisely define a good locality of reference as follows:
Given an automaton referencing at time t a data point through a name n of a space

«
structured by an ordering m, it will reference data points in the adjacent points
in time. Data points so referenced make up a locality of reference when they
are distant from n within a value called a neighborhood NBH; this NBH value is
specific to the given space 
«
, and is expressed in number of times the ordering
m structuring 
«
(cf. Figure 25).
iP.J. Denning actually used the term slow-drift concept of locality in his thesis [34] as well as in his first article
dealing with the topic [35].
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A poor locality of reference is defined as the fact that the following data points are not within the
distance defined by NBH, but still within a distance called vicinity, VCN, also an attribute of space

«
.
Beyond the distance VCN, there is no locality of reference, we propose to use instead the term
pattern of references to handle this type of data points referencing.
Within the distance NBH, managements such as cache management or page management have
developed fairly sophisticated algorithms to maintain or sometimes fore-load (i.e. pre-fetch), data
points that the automaton will reference. Between NBH and VCN, performances have severely
suffered from the inadequacy of management provided for cache or paging environment. To our
knowledge, there is no caching management handling a pattern of reference. Some techniques
have however already been proposed for paging environment [72], [168] or cached Parallel File
System [74]. However they have not yet given rise to formal expression.
Regular data structures are generally accessed with a good locality of reference. The more the data
are non-trivially structured and/or irregularly accessed, the greater the distance from data point
n. As long as the distance is between NBH and VCN, our proposal is likely to bring better per-
formance. When the distance is beyond VCN, corresponding computing is not tractable without
implementating our model. Until now, whatever the actual distance was, the only possibility was to
VCN
Poor locality
of reference
Pattern of
reference
Locality of reference
Datapoint
NBH
Figure 25: Pattern of references
design management of names as if locality of reference was good. A posteriori, one could under-
stand that obtained performances were poor due to poor (if at all) locality of reference. To obtain
better performance, very often, data were re-structured (if possible) for the next run. However, a
large number of problems in High Performance Computing, remain very diffcult to handle with
current computer architectures, when they are not totally untractable. Such are the cases when
actual data structures cannot be determined before the very run, but only during the run itself.
NBH and VCN are attributes of a space 
«
, structured by an ordering m. A Pattern of Reference
is related to a space 
«
for a given run. If no Pattern of Reference is provided by a user of a space

«
, locality of reference is taken as the best way to manage 
«
and is specifically based on the
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values NBH and VCN.
Even with runs on current architectures, for a given program, it can a-posteriori be found, based on
a trace, providing the successive data addresses this program has been referencing, i.e. if the Lo-
cality of References has been poor or good. According to our definition, it can also be determined
from such a trace where the directly successive references are located:
within VCN: good Locality of References,
within NBH: poor Locality of References,
beyond: Pattern of References.
This is quantified by the miss ratio in the data cache (if present).
10.4.3 Variety of pattern of references
The possibility of defining a priori a pattern of data references opens up a large variety of such
patterns which can be produced by (among other means):
random number generators are almost a science (if not an art) in itself;
cellular automata are discrete dynamic systems whose behavior is fully specified in terms of a
local relation; in other words, they are to the computer scientists what field is to the physicists
[174];
systems of iterated functions are contractive affine mappings; one of the most remarkable spin-
offs of fractal geometry advocated by Michael Barnsley and his co-workers at the Georgia
Institute of Technology [18];
neural networks form a powerful new set of tools ‘mimicking’, to a certain extent, the human
brain and providing a learning process in symbol processing.
10.4.4 Learning pattern of references
The different aforementionned means to produce pattern of data references are envisaged for new
applications or scientific applications for which the pattern of references is well known on the the-
orical level (e.g. HEP) or which has been imbedded (within the very algorithms) in the programs.
However, there are many current applications for which no such things are known (e.g. most of the
commercial applications). We are, in these cases, in so-called compatibility mode. In such a mode,
the system has first of all to learn what the pattern of references is for a pair (program, data), hence
forming a triplet (program, data, pattern of references) .
large learning loop involves the compiler ’intelligence’ to optimize data placement based on a
given pattern of references assuming the cache is traditionnal (i.e. Princeton or Harvard ar-
chitectures). Indeed, if the available cache handles only locality of references (as previously
defined), to know the pattern of references is useless, unless the available compiler can do
something in adapting the compiled code to it. Hence, the term ”large” is used to qualify
such a loop learning a pattern of references.
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short learning loop implies that a new cache architecture is available for exploiting the pattern
of references. The first time, the pair (pgm/data) is run, the system records the pattern of
references forming a triplet (pgm/data/p-of-ref). During the following runs, when the new
cache architecture has a management policy which can be parametrized/dictated, the pattern
of references is provided before the very run and the system is able to continue to learn as
well as to optimize a priori cache management.
This new capability addresses the second facet of data irregularity: pattern of references.
10.5 Various implementations
This is a new model, different implementations of which can embody the set of Xc’s as a set of
functional units within a processor, or a set of nodes in a cluster or MPP parallel systems (either
SPMD or MI(xN)MD).
Likewise, the algorithmic and declarative streams can be imbedded in a CISC, VF, RISC, Super-
scalar, VLIW, MPI-Collective Communication [117] or Paris-like [165] instructions stream.
10.6 Capability-based Names Access
For long time the access control to resources has been at the charge of the operating system. Some
famous project such as Multics at MIT in the 60’s had proposed a multi ring structure (up to 64) for
controlling access to the resources this has however never been totally implemented in hardware
and even its o shoot from Bell Labs the Unix system has been built up on only a two rings structure
the user and the superuser (also trivially known as ‘root’ and technically identified by a uid =
0). The VAX architecture de ned four protection rings referred as access mode Starting with the
80386 architecture Intel has tried to introduce a 3 rings structure which is mainly introduced to
ease the implementation of Virtual 80286 concept. Overall it is up to the software specifically to
the operating system to cope with controlling which process is allowed to access which resources
in such and such mode. Kerberos from Project Athena at MIT for distributed RISC workstations
and RACF for the IBM MVS proprietary operating system are good examples of such software
functions.
In the 70’s, however, R. S, Fabry from the University of California [41] has proposed a general
hardware mechanism to handle the resources access control In his proposal a capability assigned
to each process resides in a specific hardware register. This capability is constantly used by the
processor to check if the running process is allowed to access a given data and to call a given
subroutine. This is called Capability-based Addressing and is a nice generalization of the ring
concept of Multics or of the storage key of the IBM System. This has tentatively been implemented
in the latest version of the IBM System architecture as the Extended Addressing Index (EAX) in
order to control the access to Data Spaces through ALETs. This is a mechanism worth to consider
as we are to introduce among other things a new engine in the computing model. Indeed, an
optimal implementation of the Xc engine, should embody such a generalized Capability-based
Names Access.
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10.7 A new engine for HAL, Virtualization Technology
The Hardware Abstraction Layer (also known as HAL) has lately been quite often advocated.
Our proposed engine can be the clean implementation of such a layer, generalizing the concept of
virtualization. It would also give the opportunity to automatically detect that a resource has not
been used for a while, hence giving the indication to switch it off, providing a general framework
for power management.
10.8 Conclusion
It is expected that sufficient space will be available on CMOS chips in the years to come for our
model to be implemented physically close to various current processors.
Though experimented with HPC in mind, such a new model can apparently (as will be seen later)
qualify for handling any large index structures such as the ones manipulated in Relational Data
Bases, inversed files etc .., and generally for handling parallel search of complex structured data.
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11 Handling data irregularities across the memory gap
11.1 Introduction
This chapter is intended to describe how the Third Stream is proposed to be parametrized and
the first effects, in term of performance, that should be expected from the proposed engine. It
is composed of four topics covering the way the proposed model has been used to handle data
irregularity along the memory gap. After a few background comments, a first section on Program
Structure Analysis (11.3) deals with the selection of the proper workload which has guided our
work. Then there is a reminder of the growing importance of Memory Latency (11.4).
11.2 Background
Since the 70’s there has been a great demand for improving conventional computers and especially
the traffic in their von Neumann bottlenecks, as advocated by John Backus in his famous ’77 ACM
Award Lecture [16].
Various systems, herein referred to as parallel processing systems or parallel processing environ-
ments, are known to employ several processors, or processing units, operating in parallel. Two
different basic concepts for parallel processing have been developed, respectively called (using
the notation introduced in Appendix E) single-instruction multiple-data (SIxNMD) and multiple-
instructions multiple-data (MIxNMD) machines.
While the two parallel processing systems (SIxNMD and MIxNMD) have provided for a manifold
increase in operations per second, the programming and data access have still to be improved in
order to optimize the whole system. These machines have, due to their design constraints, limita-
tions similar to the classical von Neumann machine though with some departure from its intrinsic
structure.
Parallel systems and RISC technology - even expanded to Superscalar and in the future to some
kind of VLIW - are still to respond to a greater demand for improved processing environments in
High Performance Computing (HPC) (cf. ref. [149]). Typical applications in High Energy Physics
(HEP), Computational Fluid Dynamics (CFD), Flow simulation, Finite Elements methods (FEM),
Structure Analysis, Weather forecast, etc... are most of the time nowadays, handling dynamic and
complex structured data. Even parallel processors designed to run at 1 TeraFlops speed, could
substantially be improved by optimizing these indirections, i.e. by speeding up the way data is
accessed through multiple successive references. In most applications, the complexity and dynam-
icity of data structures is likely to increase further in the near future. Taking into account that
there is often an association between the dimensionality of data and their geometry, represented
as a mesh or a grid, which structure can also be dynamically changed during the very run of the
respective application, it becomes even more important to improve this facet for the overall HPC
environment.
This handling of data irregularity in parallel environments is potentially dealing with both the
memory and the communication gaps (cf. Figure 16.6). Only the first one is treated in this chapter.
Handling the communication gap with our model, is proposed as a further study.
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11.3 Program Structure Analysis
11.3.1 Introduction
The fundamental design principles for a digital computing system were first formulated by von
Neumann in the late 1940’s, for a specific numerical calculation. This calculation required the
ability to multiply, add and substract; the ability to alter the calculation based upon intermediate
results; and the ability to accept data from a source external to the system and emit data in a human
readable form. In the early years, the system was referred to as a Calculator. Then businesses
employed the digital computing system as a Data Processor. Still, the basic skeleton of the com-
puting system remained unchanged. So far, to design a new computing system, two aspects were
known:
1. the fundamental skeleton defined by von Neumann,
2. the existing uses of computing by applications from which the required parameters can be
determined and quantified.
Our model departs significantly from the von Neumann skeleton. This means that in order to under-
stand and project the effects it will have on today’s programs and applications, when implemented
in a machine, we cannot refer to these programs/applications as they run on actual computers
without further analysis. We will have to understand from their running on actual machines the
additional characteristics and extract the parameters our model will be able to handle and affect.
We are therefore suggesting some possible usage of our model to study how it behaves/performs,
based on some workloads taken from existing areas of application.
11.3.2 The Third Stream
As stated in Chapter 1, beyond the I- and D- Streams introduced by M. Flynn [46], we propose to
consider a Third Stream to handle names, to which we give the title of N-Stream. A N-Stream is
defined as a set of successive dependent names used to either structure the I-Stream or to access
data along the D-Streams.
Interaction between N- and I- streams has been covered in Chapter 8. We will now cover interaction
between N- and D- streams in order to be able to spell out how our model can help in handling
data irregularity.
11.3.3 Interaction N-/D-Stream
There are two types of interaction between the N- and the D-Streams:
1. The first type of interaction deals with the way data are accessed through the structures in
which they are encapsulated. This interaction can take two forms, as of today:
(a) The first form is represented by a certain number of instructions (which are most of the
time merged within the I-Stream) which handle indexes in the perspective of accessing
data. As underlined by J. Backus [16], this form stresses the von Neumann bottleneck,
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creating a problem in today’s computer structures that prevent, for instance, actual
superscalarity from being achieved (cf. 11.4.5).
(b) The second form of data access is more formalized and is, for instance, implemented
as a virtual memory. Virtual addresses are translated by a hardware mechanism, known
as Dynamic Address Translation (DAT), into real addresses to get access to the actual
data. Our proposed engine is, in fact, a generalisation of such a mapping device. We
are proposing that such a mapping device be taylored in a dynamic way, during the
very run of a program.
These two forms of data access are neither part of the I-Stream nor of the D-Stream. We
propose to have them handled as part of the N-Stream. In handling this data access, the N-
Stream is interacting with the D-Stream in a transparent manner, as far as the programming
model is concerned. By proposing a generalized mapping device, we intent to have the
interaction between the N- and the D-Stream, as much as possible (if not totally), transparent
to the programming model which is classically handling the I- and D-Streams and their
interactions. This is covered in the following paragraph entitled D-Stream classes of shape.
2. The second type of interactions between the N- and the D-Stream appears in the way suc-
cessive data points are determined along the D-Stream. This is covered in the following
paragraph 9.3.5 entitled How the N-Stream is forming the Pattern of References.
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11.3.4 D-Stream classes of shape
This section details the different classes of shape a D-Stream can take as structured by an N-Stream.
As depicted in Figure 26, the N-Stream gives other classes of shape (or a variety of shapes) to this
data access depending on:
 an ordering (such as in indirection or indexing, 18-c),
 a mapping (such as in virtual addressing, 18-a),
 a combining (such as in a virtual machine, 18-b) used to carry out this access to the actual
data point.
f2
f1 f1
f2
E1
E0
shaping
f1
E0
E1
E2
E2
E1
m1
E0
x
E0
b-go shaping
Ex: space of names structured by ordering mx
mx: ordering structuring space Ex
fx: mapping transforming space Ex unto space Ey
a-f shaping
c-fmf shaping
d- γ
Figure 26: D-Stream classes of shape
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The different classes of shape of a D-Stream can thus be:
1.  shaping: as depicted in Figure 26-d, in its simplest rudimentary form (such as in the
von Neumann machine), data access can be described as being handled through a valuation
function defined as  (cf. section 1.4) which has a certain (simplified) shape: a point.
2. f shaping: Simple transformations from one space of names into another one, shape up a
simple D-Stream, typical of a mapping, as depicted in Figure 26-a.
3. go shaping: More sophisticated shapes can be found, such as in Figure 26-b, where a com-
bining go is composing two mappings f1 and f2, typical of a virtual machine.
4. fmf shaping: Indexing usage through an ordering m1 leads to a shape of the D-Stream
typical of the Indirectioni as depicted in Figure 26-c.
To express these facts, we are saying that
ﬁﬀﬃﬂ ! " #$ﬀ&%')($*+-,$%.$0/.ﬁﬀﬃﬂ
As we can see, data accesses in the different examples of Figure 26 are of four different classes of
shape:
 , f, go, and fmf.
For instance,
Virtual memory is a f-shape class,
virtual machine a go-shape class,
indirection a fmf-shape class and
direct addressing a  -shape class.
Additional implications of such a classification is proposed in Appendix E.
ithe name fmf comes from the fact that a succession of (mapping, ordering, mapping ....) are combined in order to
make up the Indirection.
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11.3.5 How the N-Stream is forming the Pattern of References
The second type of interactions between the N- and the D-Stream appears in the way successive
data points are determined along the D-Stream.
tn
tn+1
En: space of names
tn+2
tn+3
tn
tn+1
tn+2
tn+3
tn tn+1 tn+3tn+2
En En En
a) locality of reference b) random shaping c) pattern of refrences
tn: point in time
Figure 27: N-Stream shaping up D-Stream
Similarly to the interaction between the N- and the I-Stream, the D-Stream is made of successive
data points to be handled/computed. The successive addresses from(to) where these data points are
to be fetched (respectively stored) are shaping up the D-Stream. So far, the way these successive
(along the time line t0, ... tn) addresses are determined, is represented by different instructions
sparsed along the I-Stream. In this regard, the objective of the proposed model is to handle sep-
arately (we used the term orthogonality to express this property, cf. 1.5) the N-Stream from the
D-Stream. The successive addresses making up such an N-Stream can be naturally ordered as
in example a) of Figure 27; we are then dealing with what we called a locality of reference (cf.
10.4.2) or with a pattern of reference (cf. 10.4.2). This pattern of reference can be either of a
random nature (example b) of Figure 27,) or due to some mathematical law, example c).
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11.3.6 Summary
As described, this N-Stream is distorting (shaping up, we said) the two other streams: For instance,
the I-Stream is shaped up by the successive Branch/return instructions (and their equivalent) along
the N-Stream. The D-Stream is shaped up by the depth of indirection handled along the N-Stream
as well as by the Pattern of References formed by the successive addresses used in accessing data.
In the following paragraphs, we will be dealing only with how names are used/handled for access-
ing data (i.e. along the D-Stream). We do not consider, within the scope this project, the equivalent
for the I-Stream.
As already noticed, so far there is no N-Stream identified in computing. We will thus need to
identify it and then extract from existing programs, how it is used. The N-Stream can indeed be
identified based on characteristics of the D-Stream, or more accurately, based on the shape of the
D-Stream, as we are going to show.
11.4 Memory Latency: Trends ... and Directions
11.4.1 Introduction
We are concentrating on the memory gapi (cf. Figure 41 for the nature of the different existing gaps
facing the computer designer) because it is the one potentially blocking the industry (cf. Appendix
entitled Hitting the wall in the near future) in the years to come, the other existing gaps being
only difficulties that ‘would be nice’ to overcome. This Section is intented to stress the nature of
the case facing us, (complemented by figures of Appendix A.2) in order to explain how we intend
to help narrowing the memory gap specially while handling irregular data.
Let us consider the equation for the average time 1325456 to access memory where 137 and 198 are
respectively the cache and DRAM access times, and : the probability of a cache hit:
132ﬁ456<;=:?>?137A@CB9D

:FEG>H198 (72)
We assume that the cache speed matches that of the processor and specifically that it scales with
the processor speed. This is certainly true for on-chip cache, and allows us to easily normalize all
our results in terms of instruction cycle times, essentially speaking:
137I;JD-7K:ﬃLM7ONP7
QSR (73)
Secondly, we assume that the cache is perfect, i.e. the cache never has a conflict or capacity miss,
the only misses are the compulsory ones. Thus D  : is just the probability of accessing a location
that has never been referenced before.
iTo show one application of our model, we have actually picked up the CPU extremity of the memory gap, just for
the sake of simplicity. Another, less conventional, approach would have been to take the other extremity of this gap,
namely the memory: it is part of the Further Studies suggested in Chapter 11, A promising model.
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11.4.2 A-posteriori cache for regular data
The ideal case assumes:
1. a good locality of reference, i.e. we are dealing with an a-posteriori cache with a cache hit
ratio of 0.9.
2. data to be regular, i.e. 20% of the instructions reference memoryi.
11.4.3 Name Handling for Irregular Data
As mentioned at the beginning of our project [92], irregular data are much more prevalent than gen-
erally assumed: they are characterized by a high number of instructions referencing data/memoryi,
around 50% in all.
11.4.4 Cache Policy
As mentioned in section 11.4.2 relative to ’A-posteriori cache for regular data’, locality of refer-
ences is the overwhelming assumption, explicit or not, in the design of cache structure. However,
as mentioned at the beginning of this project [92], with the irregular data structures, comes quite
often the fact that data are accessed in a non-local manner, and even as in High Energy Physics
(based on quantum mechanics), in a random manner. This triggers the fact that for accessing such
data, the cache hit ratio is most of the time of 0.1.
11.4.5 Achieved Superscalarity
The ideas exposed in the previous sections (namely irregularity of data structures, non-local access
to data) are accentuated when dealing with parallelism, i.e. the higher the degree of hardware
parallelism available (also called the superscalarityii of the processor), the most sensitive are these
notions. This is what is described by the value of the so-called ’achieved superscalarity’ parameter
in Appendix J examples. For instance, for a given hardware superscalarity of 5, an achieved
superscalarity of 1.2 means that on the average, only 1.2 instructions are actually executed per
cycle (when 5 could be). The main reason for this difference between the available and the achieved
superscalarity is the fact that data is not available in time to be computed by available functional
units of the processor; this is mainly due to the conjunction of both irregular data structures and
non-local access to data.
iJ. L. Hennessy [59] estimates that for most programs, 20%-40% of the instructions reference memory. E. McIn-
tosh showed that for highly irregular data, up to 50% of the instructions reference memory [113]; we take the low-
bound of Hennessy figures to represent regular data access, and McIntosh figure for irregular data.
iiBy Superscalarity, it is meant the parallelism (achieved or available) in most RISC chips today, as well as on
some CISC systems such as the IBM ES/9000 or the Intel Pentium Pro.
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11.4.6 Foreseeable limit
Given the discrepancy between microprocessors performance increase of 80% per yeariii and DRAM
speed increase of 7% per year, this leads to an enlarging gap, the effect of which will be much more
exacerbated for irregular data accessed in a non-local manner.
11.4.7 Conclusion
All these facts and notions are examplified in Appendix J where the achieved superscalarity for
both regular and irregular data are tabulated for different available hardware superscalarity: 1
(pure RISC), 5 and 7.
This exercise clearly shows that a potentially large problem is ahead of us regarding the memory
gap; our project should contribute substantially to alleviate it.
iiiestimated by F. Baskett in his keynote address at the International Symposium on Shared Memory Multiprocess-
ing, April 1991
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12 Handling data irregularities: methodology
Following the generalities of Chapter 11 regarding data irregularities across the memory gap, a
description of the methodology (12.1) used in this project is described in this Chapter, followed by
a section (called Measurements 12.2) spelling out the results. This latter section includes:
1. a general case of a Third Stream profiling, introducing the parameters which might be used
to describe programs in the perspective of our model and their effects on performance.
2. a general study regarding the effect of our model on the Depth of Indirection, followed by
3. a specific case study, on the matter, based on the CERN Benchmark Jobstream.
4. a general study regarding the effect of our model on the Pattern of References, followed by
5. a specific case study, based on the standard LINPACK program.
12.1 Methodology used
In trying to validate the proposed model of the new engine and its adjunct new caching mechanism,
we have obviously been limited by the lack of an available hardware implementation. In order to
quantify the potential benefits of our approach, the following methodology has been used:
12.1.1 Towards profiling the Third Stream usage
The profile of the N-Stream as we defined it for the D-Stream (cf. section 11.3.3), represents the
names activity along the D-Stream while accessing data. The following characteristics of the I-
and D-Stream activities in actual profiling can be used to identify and measure the Third Stream
usage:
Overall computing profiling is the result of the classical profiling of programs. Such profiling
capabilities exist today for most High Level Language and most of the time it splits the
different instructions used by a given program in different classes such as Floating Point,
Integer, and Branchi.
Overall Third Stream profiling, represents the activity along this stream. It can be measured
based on the overall computing profiling. From such overall computing profiling, we are
taking the percentage of time spent to compute the Integer class of instructions as equivalent
to the time spent along the Third Stream. If the profiling also provides the number of Loads
and Stores, it should also be added to the time spent along the Third Stream.
iOne can notice that these three different classes lead to the structure found in most Superscalar microprocessors,
split into functional units of the same nature; but more importantly we are assuming that arithmetic computation
is totally provided by the Floating Point functional unit, and hence that all the Integer instructions are only used
for accessing data. This is, in fact, historically accurate, given that Integer instructions (also known as Fixed-Point
instructions) were firstly introduced in computers, for indexing purpose.
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Depth of Indirection is defined as the average number of indirections taken by a given program
in order to access actual data. Based on today’s RISC computing profiling, this depth of
indirection is taken as the number of load/store instructions per block of instructions: the
higher this ratio, the deeper the level of indirection involved in the given programii.
The previous definitions allow us to take the following activities along the D-Stream as actual
usage of the Third Stream:
Floating Point instructions, of both RISC and CISC environments are part of the Overall com-
puting profiling
Integer Arithmetic instructions, on RISC systems are symptomatic of the Third Stream workload
while accessing data.
Integer Arithmetic instructions, on CISC systems represent only a part of the activity required to
access data and hence cannot be taken as representing the entire activty of the Third Stream.
Indeed, unlike RISC systems, CISC systems allow most of the operands of the instruction
set to address data points in the memory. These CISC operands can very easily embody one
or two levels of indirection to access the actual data. This is typically taking care of some of
the load along the von Neumann bottleneck, but is so intermixed with the I- and D- streams
that the overall computing profiling cannot identify them. For want of something better, we
will nevertheless take the Integer Arithmetic instructions on CISC systems as reflecting
the Third Stream workload, keeping in mind that it represents only a part of it.
Pattern of References is the other characteristics we will try to identify in the Third Stream us-
age. As already introduced in Chapter 10.4.2, the Pattern of References is the way data is
successively accessed along the D-Stream. It can be derived from classical program pro-
filing from the successive addresses data is fetched/stored from/to. However, all that can
be directly deducted from the overall computing profiling, are the successive addresses data
is fetched (respectively stored) from (to) as placed by the compiler. Actual Pattern of Ref-
erences along the Third Stream are merely made up of compound names of the kind in-
dex1.index2.index3.etc.. to represent the successive addresses among the intermediate name
spaces, used along the indirection. Such compound names are not currently provided by the
overall computing profiling, they ought to be built up either by overloadingi C++ operator
(in case we are in C++) or by some supplementary messages added to the program (for other
source languages).
12.1.2 Obtaining the overall third stream profilings
A simple C program has been built and analyzed. It contains a basic loop controlled by an integer,
which is successively used to reference a 1-D array and a 3-D array. Such a simple case allows us
to underline the third stream activity which is then handled by the proposed engine model showing
iiAs implied in the sentence, this is only valid for RISC (and the purest, the best), and doesn’t apply to CISC.
iOverloaded operator is a C++ jargon, expressing that the semantics of the given operator has been changed (over-
loaded).
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its potential benefits. Given the environment available for our project, based on a RISC processor,
observing the opcodes generated from our C program allows us to easily identify the third stream
activity in terms of Load/Store instructions, leaving aside any integer arithmeticii. It then clearly
shows where and how our proposed engine can be introduced, along with its effect on performance.
12.1.3 Valuating the Depth of Indirection
Following the methodology pursued for the overall profiling, we then take simple C programs han-
dling sparse matrix or tree structure. In a similar manner, as we benefit from a RISC environment
without any Integer arithmetic, we can count the Load/Store rate to identify the traffic along the
Third Stream, and then show how concretely our model could be beneficial.
Taking sparse matrix and tree data structures as examples, allows us to demonstrate where the depth
of indirection can be measured and how its handling by our proposed engine can be evaluated.
12.1.4 Identifying patterns of references
To deal with patterns of references, we take again our simple C program updating a 1-D array, used
to obtain the overall profiling. It has to be noticed that so far, our C program is implicitly accessing
the different items of a 1-D array, in a manner producing a good locality of references. This is no
surprise as the C compiler placed the items of an array in a sequential manner in memory. This
will appear different though, for a 3-D array.
12.2 Measurements
This section explains the measurements we have conducted for implementing the methodology
described in the previous Section.
1. We first detail the use of our synthetic program on two general cases in a RISC environment,
for obtaining the Third Stream profiling (Examples 1-3); we then determine the potential
impact of our engine on the execution of this program (Examples 4-6).
2. For the same cases, we then study the depth of indirection and the effect of our engine
(10.2.3).
3. In a third step (10.2.4), we complement these measurements with a realistic Third Stream
case study in a CISC environement: the CERN Benchmark Jobstream.
These points underline how our model can be used in both environments, RISC and CISC, for ob-
taining the overall third stream profiling and the depth of indirection, and project the performance
effect our engine could have on these measurements.
We then consider:
iiOur general case could be enhanced using arithmetic instructions, as long as one would be using strictly Floating
Point operations in order to do actual arithmetic.
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4.1. a general case in identifying patterns of references (10.2.5),
4.2. a case study of the patterns of references under the form of an Indirected LINPACK program
(11.2).
12.2.1 Third Stream Profiling
To show how the Third Stream applies at the programming level, we have taken different general
examples.
Complementing the description of the proposed engine as introduced in Figures 51 and 48, we,
first of all, describe the model in a more detailed and simpler form as depicted in Figure 28. The
7
I-Memory
I-unit N-unit E-unit
N-Memory D-Memory
2
3
5
41 6
Figure 28: The N-unit, core of the proposed engine
engine as depicted in that Figure is comprised of 3 units: the I-, N- and E- units. The I- and E- units
are the classical Instruction and Execution units, respectively in charge of handling the I- and D-
streams. The N-unit is our proposed engine, together with the I-unit it forms what was generally
called a programmable Xc, in Chapter 10.
For the sake of simplicity, the program, its names and its data fit completely in their respective
memories. Roughly speaking, the three respective memories have the appearance, for the scope of
the description of those measurements, of modern-day caches that never miss.
In Figure 28, traffics marked 2), 3), 4) and 5) are considered as ‘on-chip’ traffic and considered
negligeable. ‘Off chip’ traffics marked with a bold integer are
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(1) the flow of instructions loaded by the I-unit from the I-memory, shortened as loads from the
I-mem.
(6) the flow of read requests issued by the N-unit unto the D-memory ’for delivery’ into the E-unit,
shortened as loads from D-mem.
(7) the flow of write requests issued by the E-unit unto the D-memory, shortened as stores to
D-mem.
We start with a very simple C++ program containing a loop, and then add, in successive examples,
the handling of different structured data within the given loop.
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Example 1: Basic loop This program very basically uses an integer i to control the loop, its
corresponding machine code (as generated by a C++ compiler in the following environnement:
xlC under AIX 4.1) being shown on the right side. In this machine code, the instructions between
labels L18 and L34 are there to initialise the loop, which is contained between labels L34
and L50. The memory accesses in the loop are marked by arrows. Hence one can already notice
that for each execution of this loop (within which nothing is computed), 3 memory accesses are
needed. (We are considering here only the memory accesses due to the handling of both the N- and
D-Stream. We might have some memory accesses due to the I-Stream handling, depending on the
actual code size contained within the loop, whether it can entirely fit within the available I-cache,
or not).
#include T iostream.h U
#include T string.h U
#include ”hpc.h”
main()V
int n = 4;
int i;
for(i = 0; i T n; i++)
V
;W
return 0;W
............................
__L18:
cal r3,4(r0)
st r3,56(SP)
cal r3,0(r0)
st r3,60(SP)
l r4,56(SP)
cmp 0,r3,r4
bc BO_IF_NOT,CR0_LT,__L54
__L34:
l r3,60(SP) <----
ai r3,r3,1
st r3,60(SP) <----
l r4,56(SP) <----
cmp 0,r3,r4
bc BO_IF,CR0_LT,__L50
b __L54
__L50:
b __L34
__L54:
............................
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Example 2: Indexing a 1-D array We now use this simple C program to go through an array of
one dimension.
We use here the same loop to index a 1-D array. This array is updated within the loop, using
the same integer i, the corresponding generated code being on the right side, (with the different
memory accesses marked with an arrow). To execute this program, 2 more memory accesses are
needed (beyond the basic loop) for each execution of the loop (between labels L34 and L60).
Hence, XZY\[ memory accesses are needed in all for this program to update a 1-D array.
#include T iostream.h U
#include T string.h U
#define MAX SIZE 4
main()V
int n=MAX SIZE;
int i;
int tableau[MAX SIZE];
for(i = 0; i T n; i++)
V
tableau[i]=i; W
return 0;W
............................
__L18:
cal r3,4(r0)
st r3,56(SP)
cal r3,0(r0)
st r3,60(SP)
l r4,56(SP)
cmp 0,r3,r4
bc BO_IF_NOT,CR0_LT,__L64
__L34:
l r3,60(SP) <----
rlinm r4,r3,2,0,29
a r4,SP,r4
st r3,64(r4) <----
l r3,60(SP) <----
ai r3,r3,1
st r3,60(SP) <----
l r4,56(SP) <----
cmp 0,r3,r4
bc BO_IF,CR0_LT,__L60
b __L64
__L60:
b __L34
__L64:
............................
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Example 3: Indexing a 3-D array We use the same simple program to now handle an array
of 3 dimensions. The program, using the same loop controlled by the same integer i, (with its
corresponding generated code on the right side) is updating a 3-D array with 13 memory accesses
within the loops (marked by an arrow, between the labels L5c and La4 for the inner loop and
L5c and Le0, for the outer one). Hence, ]^@MB)]_@MB!]^@MBa`bYc[dEeYgfhEeYji&E memory accesses are
needed for this program to update a 3-D array. In the case represented, where [k;Mfl;min;po , it
means 511 memory accesses all together.
#include T iostream.h U
#include T string.h U
#include ”hpc.h”
#define MAX SIZE 4
main()
int n=MAX SIZE;
int i, j, k;
int multiD tableau[4][4][4];
for(i = 0; i T n; i++)
V
for(j = 0; j T n; j++)
V
for(k = 0; k T n; k++)
V
mul-
tiD tableau[i][j][k]=i; W
W
W
return 0;
__L18: loops initialisation: ....
cal r3,4(r0)
st r3,56(SP)
cal r3,0(r0)
st r3,60(SP)
l r4,56(SP)
cmp 0,r3,r4
bc BO_IF_NOT,CR0_LT,__Le4
__L34:
cal r3,0(r0)
st r3,64(SP)
l r4,56(SP)
cmp 0,r3,r4
bc BO_IF_NOT,CR0_LT,__Lc4
__L48:
cal r3,0(r0)
st r3,68(SP)
l r4,56(SP)
cmp 0,r3,r4
bc BO_IF_NOT,CR0_LT,__La4
__L5c:
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__L5c:
l r3,60(SP) <----
rlinm r5,r3,6,0,25
l r4,64(SP) <----
rlinm r6,r4,4,0,27
l r4,68(SP) <----
rlinm r4,r4,2,0,29
a r5,r5,r6
a r4,r4,r5
a r4,SP,r4
st r3,72(r4) <----
l r3,68(SP) <----
ai r3,r3,1
st r3,68(SP) <----
l r4,56(SP) <----
cmp 0,r3,r4
bc BO_IF,CR0_LT,__La0
b __La4
__La0: b __L5c
__La4:
l r3,64(SP) <----
ai r3,r3,1
st r3,64(SP) <----
l r4,56(SP) <----
cmp 0,r3,r4
bc BO_IF,CR0_LT,__Lc0
b __Lc4
__Lc0: b __L48
__Lc4:
l r3,60(SP) <----
ai r3,r3,1
st r3,60(SP) <----
l r4,56(SP) <----
cmp 0,r3,r4
bc BO_IF,CR0_LT,__Le0
b __Le4
__Le0: b __L34
__Le4:
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The same examples with our proposed engine In the next examples, the same simple C++ pro-
gram is now modified in the perspective of our model. This will show the impact of our generalized
mapping device (also shortly called the proposed engine):
1. the integer i is no longer defined as such, but more precisely for what it will be used for: as
a name in the Third Stream handled by the proposed engine, that is what the ShM stream
C++ data type stands for, as defined in (66) and (70) page 118.
2. the new operation codes (actually combinings) are understood by the proposed engine.
We are considering from now on the availability of a C++ compiler able to bridge the gap between
the C++ source code containing the ShM stream user-defined type (hence able to understand the
concept of N-Stream), and our proposed new engine (accessible through new operation codes).
The complete syntax definition of these new operation codes can be found in (61)-(64) page 116.
On the occurence of the definition of a ShM stream type such as:
qArts u
19vwR258xB!yz258+RE
{ (74)
this enhanced C++ compiler is therefore able to produce corresponding machine code, expanded
with the new operation codes corresponding to our proposed engine.
Note:We are assuming in these examples, that our proposed new engine is an adjunction to an
existing machine (the mechanical automaton). Our new engine has been placed in these cases
as a mere assist feature of an existing processor, in order to expedite the handling of irregularly
structured data. Further studies should be conducted to analyze the effects of our proposed engine
on other facets of computing as well as lay down the basis for a radical new brand of system (please
refer to Chapter 10 of this document for suggested Further Studies starting with Section 14.2 on).
In the following examples, we will use one of our new operation codes, its syntax is intuitively
recalled here (cf. (62) page 117 for its formal syntax) as:
gx name, order, starting value, name space cardinality, bounding label
The value order being optional, the other parameters are explained hereafter:
 gx activatesi the Third Stream
 handling the name i along a space structured
 by an ordering which is, by default, the natural order.
 The first name in the given space is starting value
 and its cardinality is name space cardinality.
iThe term ’activate’ underlines the fact that our engine is placed as an assist to complement an existing processor.
In that perspective, the given assist can have at least two states activated and disactivated. The gx operation code
switches the engine into the activated state, which means that from now on, it will handle the names (i in our instances)
according to our model.
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It should also be noticed that
 The amount of code within the loop is provided to the mechanical automaton (Xme, under-
standing the usual algorithmic operation codes), as many times as the cardinality of the space
name i is going through.
 These new operation codes are handled internally within the microprocessor (a mechani-
cal automaton enhanced with the engine ). It means, that this ’feeding’ of the mechanical
automaton is done without any memory access inside the loop. Based on the cases previ-
ously described to handle respectively 1-D and 3-D arrays, one can understand where the
gain of performance of the engine resides: it substantially alleviates the traffic along the von
Neumann bottleneck.
 The last parameter of gx is the label bounding the amount of instructions for which this
operation code is to be active i.
Note: As assumed in the example page 146, we are considering here only the memory accesses
due to the handling of both the N- and D-Stream. We might have some memory accesses due to
the I-Stream handling, depending on the actual code size contained within the loop, whether it can
entirely fit within the available I-cache, or not.
iThis label gives the indication to our engine , of the address of the next instruction to be fetched, when it has
switched back into the disactivated state. The combining gx is therefore said to be active as long as our engine is in
the the activated state.
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Example 4: Basic loop with our proposed engine This modified program shows the impact of
our proposal on the ”basic loop” case exposed on page 146:
the amount of code between labels L34 and L54 is provided to the mechanical automaton
understanding algorithmic operation codes, as many times as the cardinality of the space,
name i is going through.
there is no code left in this example, between labels L34 and L54, compared with the same
basic loop shown on page 146. This is due to two reasons: this basic loop is actually doing
nothing (as indicated in the C source code by ”;”), but going through i. In the corresponding
machine code for the basic loop page 146 there is a sequence of instructions between labels
L34 and L54 which is there just to handle the N-Stream. With the proposed model, this
set of instructions is taken care of directly within the new engine as indicated by the new gx
operation code, at the time the loop is initialised.
This modified program, when compiled by the modified C++ compiler is made of a different
generated machine code for which the memory accesses, due to the D-Stream, are substantially
reduced for the execution of the loop, from 3 to zero (code shown on the right side).
#include T iostream.h U
#include T string.h U
#include ”hpc.h”
main()V
int n=4;
ShM stream i;
for(i=0;i T n;i++)
V
;
W
return 0;
W
............................
__L18:
gx i,0,4,__L54
__L34:
__L54:
............................
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Worst-case occurences Two phenomena have to be considered to obtain a conservative estimate
of performance:
1. the proposed engine takes some cycles to handle namesi (though this engine is likely to run
most of the time in parallel with the mechanical automatom, just like the I-unit with the E-
unit, we take into account this effect, assuming worse-case occurences).
From the examples on page 146 and the following, we can notice an average of 7 instruc-
tions per execution of the loop, hence 7 cycles that are chargeable to the proposed engine,
handling the N-Stream. For a ratio ”memory access / CPU cycle”ii of 20, (the largest in to-
days processor), 7 cycles represent a third of a memory access. For a balanced configuration
with a ratio of 4 (for instance, with a chip at 66MHz and 60ns of memory access), 7 cycles
represent almost 2 memory accesses.
2. the proposed engine manages an N-cache which, like every cache, has a certain miss ratio.
In consequence, assuming worst-case occurences, the proposed engine handling the N-Stream will
take on average a number of cycles equivalent to one memory access per path through the loop.
iWe are prolongating with our proposed engine what the old saying, at the time of the cache invention (in the 60’s),
was stating in a colloquial manner: ”We are trading CPU cycles against memory accesses”.
iiWhen both are expressed with the same unit, i.e. the nanoseconds.
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Example 5: Indexing a 1-D array with our proposed engine We use here the same loop to
index a 1-D array as in 12.2.1. This array is updated within the loop, using the name i, handled by
the Third Stream. The corresponding machine code as implemented with our proposed model, and
provided by the modified C++ compiler, is on the right side, (with the different memory accesses
marked with an arrow). To execute this program only one memory access (due to the D-Stream)
is required for each execution of the loop (between labels L34 and L60), plus worst-case oc-
curences. Hence, B3Dc@JDE|Y_[ (i.e. 2 i) memory accesses are in all necessary for this program to
update a 1-D array, instead of XbYI[ for the same program without the proposed engine, as shown
on page 147.
#include T iostream.h U
#include T string.h U
#include ”hpc.h”
#define MAX SIZE 4
main()V
int n=MAX SIZE;
ShM stream i;
int tableau[MAX SIZE];
for(i = 0; i T n; i++)
V
tableau[i]=i; W
return 0;W
__L18:
gx i,0,4,__L64
__L34:
rlinm r4,i,2,0,29
a r4,SP,r4
st r3,64(r4) <----
__L64:
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Example 6: Indexing a 3-D array with our proposed engine We use now the same simple
program as exposed on page 295 to handle an array of 3 dimensions, while exploiting our proposed
engine.
The program, using the same loop controlled by the name i, handled along the Third Stream (with,
on the right side, its corresponding machine code with the operation codes specific to the proposed
engine, generated by the C++ compiler.) This program updates a 3-D array with 1 memory access
within the loops (marked by an arrow, between the labels L5c and La4 for the inner loop and
L5c and Le0, for the outer one). Hence, factoring worst-case occurences s D}@-B3D~@-B9D~@-B9DY$[dE&Y
fhEhY~i&E (i.e. D@"B3D@BB3D@+[KEhY&fEhY~i&E ) memory accesses are needed for this program to update a 3-D
array. In the case represented, where [k;Jf?;.i;po , it means 85 memory accesses all together.
Compared with the 511 memory accesses required without the proposed engine, we have gained a
factor of 6 in the number of memory accesses.
#include T iostream.h U
#include T string.h U
#include ”hpc.h”
#define MAX SIZE 4
main()V
int n=MAX SIZE;
ShM stream i, j, k;
int multiD tableau[4][4][4];
for(i = 0; i T n; i++)
V
for(j = 0; j T n; j++)
V
for(k = 0; k T n; k++)
V
mul-
tiD tableau[i][j][k]=i;
W
W
W
return 0;W
__L18:
gx i,0,4,__Le4
__L34:
gx j,0,4,__Lc4
__L48:
gx k,0,4,__La4
__L5c:
rlinm r5,i,6,0,25
rlinm r6,j,4,0,27
rlinm r4,k,2,0,29
a r5,r5,r6
a r4,r4,r5
a r4,SP,r4
st i,72(r4) <----
__La4:
__Lc4:
__Le4:
12 HANDLING DATA IRREGULARITIES: METHODOLOGY 156
12.2.2 Summary of the Third Stream profiling general cases
On one hand, current technologies provide microprocessors and memories of different speeds; we
consider three current configurations (as detailed in Appendix J). On the other hand, with the help
of the proposed engine, along with a modified C++ compiler, we have obtained different gains in
the number of memory accesses. This can be summed up in the following manner:
Balanced configuration with a 66.0MHz chip and 60.0 ns of memory access (ratioi of 4).
1-D array updates show a gain of YwX in memory accesses, hence a gain of YhD in the
number of cycles required.
3-D array updates show a gain of Y in memory accesses, hence a gain of Ywo in the number
of cycles required.
Everyday configuration with a 100.0MHz chip and 60.0 ns of memory access (ratio of 6).
1-D array updates show a gain of YwX in memory accesses, hence a gain of YhDX in the
number of cycles required.
3-D array updates show a gain of Y in memory accesses, hence a gain of Y] in the number
of cycles required.
Leading edge configuration with a 250.0MHz chip and 60.0 ns of memory access (ratio of 15).
1-D array updates show a gain of YwX in memory accesses, hence a gain of Y]`ŁX in the
number of cycles required.
3-D array updates show a gain of Y in memory accesses, hence a gain of Y in the number
of cycles required.
iDefined as the ratio of memory access time to CPU cycle time, which could quantify the memory gap
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12.2.3 Depth of Indirection
Array: Indirection class of D-Stream shape The two types of structures handled in the previ-
ous paragraph, namely 1-D and 3-D arrays, have shown the following D-Stream shapes, (each one
part of the indirection class of D-Stream shape, cf. 11.3.4 page 134) for each iteration of the loop:
1-D array 
E1
E2
fx: mapping transforming space Ex unto space Ey
f1
m2
E3
f2
E1
E2
E3
E4
f1
m2
f2
m3
f3
m4
E5
3-D array 
f4
Ex: space of names structured by ordering mx
mx: ordering structuring space Ex
Figure 29: Array: Indirection class of D-Stream shape
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For each loop, we have gained a factor of YwhŁX in the number of memory accesses, for updating
a 1-D array (showing a single level of indirection). Similarly a certain factor for updating a 3-D
array can be seen in the following table made up of the two formulas introduced page 295 and 298:
3-D array without the proposed engine: ]c@B)]c@CB!]Z@Ba`ZY\[KEYfEYki&E
3-D array with the proposed engine: Dg@CB9D|@CBB9Dg@=[KE'YfhEYIi&E
number of without engine with engine ratio
iterations
1 15 4 3.7
2 77 15 5.7
3 228 40 5.7
4 511 85 6.1
8 3 803 585 6.5
16 29 491 4 369 6.7
32 232 547 33 825 6.8
128 14 729 603 2 113 665 6.9
Table 2: Number of memory accesses for a 3-D array
This table allows us to notice the behavior of the ratio, slowly converging towards the value 7, for
a small number of iterations. As a conservative measure, we thus take the value 6.5 for the gain in
the number of memory accesses, provided by the proposed model in updating a 3-D array, on an
average loop.
Given that for a 1-D array, the example shows a gain of 2.5, and for a 3-D array, a gain of 6.5,
we propose the following rough formula expressing, always assuming worst-case occurencesi,
the factor by which our model reduces the number of memory accesses (vN), given the depth of
indirection involved (hence the shape of the D-Stream):

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in which one can see that when increasing by one the depth of indirection, one can expect doubling
the gain in performance of the proposed engine.
iAmong these factors is the time spent by the proposed engine to carry out the Third Stream as expressed in
paragraph Worst-case occurences page 300.
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Based on the previous formula, and on a book of reference for data structures in C such as ‘Funda-
mentals of Data Structures in C’ [67], one can identify different data structures, their related depth
of indirection and hence the expected performance reduction in memory accesses provided by the
proposed model in handling them:
Arrays: which are most of the time with one level of indirection.
Stacks: on which the operations can be estimated, on the average, to take 5 levels of indirections.
Queues: on which the operations can be estimated, on the average, to take 5 levels of indirections
Graphs can also greatly vary in size; an estimation of 10 levels of indirections is considered within
the scope of this study.
Lists which have no limits per se; an estimation of 5, 10 and 20 levels of indirections is considered
within the scope of this study.
Trees which have no limits per se, either; an estimation of 5, 10 and 20 levels of indirections is
considered within the scope of this study.
These assumptions and the expected effect on the von Neumann bottleneck are summarized in
the following table, showing for a given data structure the average level of indirection (hence the
average access depth) and the factor gained with the proposed engine:
Struture Access Gain
type Depth Factor
arrays 1 2.5
stacks 5 10.5
queues 5 10.5
graphs 10 20.5
lists 5 10.5
10 20.5
20 40.5
trees 5 10.5
10 20.5
20 40.5
Table 3: Data Structures and their related gain factor
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12.2.4 Case Study: The CERN Benchmark Jobstream
During the beginning of the 60’s, a number of studies have been conducted at CERN to obtain a
fairly detailed knowledge of their computer workloadi. In the summer of 1967, faced with the task
of selecting a jobstream which would correctly represent the existing CERN workload, C. Symons
made a new two-month survey of the jobs processed by the equipment installed. Initially, thirty-
five existing programs from various divisions, were selected to constitute the jobstreams. Proper
characteristics were adjusted to obtain a stable (i.e. reproductible) jobstream. This study and the
results have been a very inspiring example of what can be done to represent the operations of a
computing facility for the purpose of designing a new system, namely at that time the cache of the
IBM System/360 Model 85.
Since then, that jobstream has given birth to a quantitative unit, known as the CERN unit, measur-
ing the power of quite different systems in handling High Energy Physics main programs. Selected
from the set of 35 original programs, four different physics program have been stabilized and run
on different processors. On two of these processors, namely the IBM System/370 Model 168 and
the Digital VAX/8600, this set of four programs took (about) the same time to run. These two pro-
cessors have consequently formed the reference defined as one CERN unit. From then on, CERN
units have been evaluated as the geometric mean of the ratio of any run of these four programs
(CRN3, CRN4, CRN5 and CRN12) on any other processor.
Instruction frequencies This study, though dating back to the 60’s, provides a list of instructions
used in the problem program of the 4 jobs as well as their frequency of execution. Since the
information is of general interest for our purpose, we report here - as a realistic example of Overall
Profiling - the instruction execution frequency, of the System/360 machine instructions. They have
been grouped as follows:
1-Branches BALR, BAL, BCR, BC, BCTR, BCT, BXH, BXLE, EX
2-Compare, Shift, Logical CR, C, CH, CLR, CLC, CLI, CDR, CD, CER, CE, CP
NR, N, NI, NC
XR, X, XI, XC
OR, O, OI, OC
SLDA, SLA, SLDL, SLL, SRDA, SRA, SRDL, SRL
TM
3-Loads, Stores LR, L, LA, LTR, LCR, LH, LM, LNR, LPR, LPSW
ST, STC, STH, STM
IC
LTDR, LTER, LCDR, LCER, LDR, LD, LNDR, LNER, LPDR, LPER, LER, LE
STD, STE
iWe wish to give credit to the people at CERN and at IBM who, in the 60’s, have built up this Benchmark Jobstream.
It is thanks to their hard work of that time that we can have still today, a very reliable and stable example of performance
measurement.
We want also to thank Eric McIntosh (CERN) and Don Gibson (IBM), who, through personal communications, gave
us some thorough insights into this work.
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4-Move, Translate, Convert, Edit CVB, CVD, TR, TRT, PACK, UNPK
MVI, MVC, MVN, MVO, MVZ, MVZ, ED, EDMK
5-Control, I/O, Miscellaneous SI, HIO, SPM, SSM, SIO, SVC, TS, TCH, TIO, ISK, SISK
6-Fixed Point Arithmetic AR, A, AH, ALR, AL
DR, D
MR, M, MH
SR, S, SH, SLR, SL
7-Floating Point Arithmetic ADR, AD, AER, AE, AWR, AW, AUR, AU
DDR, DD, DER, DE
HDR, HET
MDR, MD, MER, ME
SDR, SD, SER, SE, SWR, SW, SUR, SU
8-Decimal Arithmetic AP, DP, MP, SP, ZAP
We have gathered these groups into the appropriate architectural stream (either Instruction, I; Data,
D, or Name, N). They most likely belong to:
 I-Stream made up of instruction groups 1, 2 and 5 (though some group 2 instructions are
likely to be used to handle the N-Stream).
 D-Stream made up of instruction groups 4, 7 and 8.
 N-Stream made up of instruction groups 3 and 6, with instruction such as LPSW shaping
up more likely the I-Stream rather than part of the N-Stream in handling data access.
Note: As already noticed in 12.1.1, page 141, instruction groups 3 and 6 on CISC systems,
such as the IBM System/360, represent only a part of the activity required to access data
and hence cannot be taken as representing the entire activity of the Third Stream. Indeed,
unlike RISC systems, CISC systems allow most of the operands of the instruction set to
address data points in memory. These CISC operands can very easily embody one or two
level of indirection to access the actual data. This is typically taking care of some of the
load along the von Neumann bottleneck, but is so intermixed with the I- and D- streams that
the overall computing profiling cannot identify them. For want of something better, we will
nevertheless take these two groups of instructions on the IBM System/360 as reflecting the
Third Stream workload, keeping in mind it is only a part of it.
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The relative percentage of usage for these 3 architectural streams is as follows:
I-Stream D-Stream N-Stream
Job Grp 1 Grp 2 Grp 5 Grp 4 Grp 7 Grp 3 Grp 6 Jobstream
CRN3 27.5 17.2 0.9 6.7 2.1 40.3 5.1 100
CRN4 17.7 7.2 0.0 2.8 29.5 39.5 3.3 100
CRN5 24.1 11.4 0.2 8.8 5.8 43.3 6.3 100
CRN12 28.7 15.2 0.1 2 0.5 43.7 9.8 100
Table 4: The 3 architectural streams as used by the CERN Benchmark Jobstream
This gives the following architectural profiling for this Benchmark Jobstream:
 I-Stream: 37.6%
 D-Stream: 14.5%
 N-Stream: 47.8%
with the following N-Stream usage for each of the four primitive jobs:
 CRN3: 45.4%
 CRN4: 42.8%
 CRN5: 49.6%
 CRN12: 53.5%
After a rudimentary analysis of the data structures and a correlation of this result with today’s Zebra
banksi used in HEP, it is estimated conservatively that, on the average, the depth of indirection
used by the CERN Benchmark Jobstream, is 3. Given the formula (8) to estimate the gain of the
proposed engine, we can expect a factor of X^@BB!]  DEAY^E;PX decreasing the number of
memory accesses for this Jobstream.
As already mentionned, this CERN Benchmark Jobstream has lead to the definition of one CERN
unit, based on the time it took to run this jobstream on the the IBM System/370 Model 168 and the
Digital VAX/8600.
iA Zebra bank is a repository containing HEP data structures to reflect physics data. Other repositories exist in the
HEP community, Zebra has been the one accessible for this project.
12 HANDLING DATA IRREGULARITIES: METHODOLOGY 163
More recently, the primitive jobs of the jobstreamiii have been run on the IBM ES/9000-900 at
CERN, giving the following timings:
 CRN3: 35.27 sec
 CRN4: 2.44 sec
 CRN5: 32.31 sec
 CRN12: 28.79 sec
from which we obtained 20 CERN units for an IBM ES/9000-340, a system which has a processor
cycle of 9.5ns and a memory access of 20 cyclesii. These runs have lead to the redefinition of a
CERN unit (previously based on the IBM 168 or the VAX/8600) as D  w of the IBM ES/9000-340.
This is the base from which we can deduce, that the proposed engine could provide a gain of
PXZYI ;JD] as the factor reducing the number of cycles required to handle the N-Stream.
As during these runs, the respective times spent in handling the N-Stream (based on the previous
assumptions) have then been:
 CRN3: 16.01 sec
 CRN4: 1.04 sec
 CRN5: 16.02 sec
 CRN12: 15.4 sec
on which we apply the factor of D#] , to obtain the time each job would have taken in handling the
N-Stream with the proposed model:
 CRN3: 0.12 sec
 CRN4: 0.01 sec
 CRN5: 0.12 sec
 CRN12: 0.11 sec
iiPersonal communication of Philippe Echelard, IBM France, an expert on the matter: for such a system this value
contains the number of memory (hence idle CPU) cycles required to address the memory, the chip access time (80 ns)
and the actual data transfer.
iiiRuns realised by Eric McInstosh and Harry Renshall (CERN), some knowledgeable colleagues Claude Guerin
and Michel Roethlisberger (IBM) as well as the author. Running conditions: IBM ES/9000-900 at CERN, VM/XA,
370/XA mode, compiler Fortran 2.5, opt(2).
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which leads to a total for each of their run with the proposed engine handling the N-Stream, of:
 CRN3: 19.39 sec
 CRN4: 1.41 sec
 CRN5: 16.41 sec
 CRN12: 13.51 sec
leading to a measurement of 38 CERN units.
Compared with the 20 CERN units of the base machine, this represents an increase of 190 %,
which could be expected from the same system improved with our proposed engine handling the
N-Stream.
Note that for this analysis:
1. the N-Stream has not been identified entirely, due to the CISC structure;
2. all the cycles consumed within the proposed engine have been added, when it actually would
run in parallel with the mechanical automaton;
3. the structure assumed for the given machine has been ‘one instruction per cycle’; would
superscalar structures been involved, the achieved superscalarity would have increased as
well;
4. only the memory accesses through the D-Stream have been taken into account, not those due
to the I-Stream;
5. the potential benefit of the management of patterns of references in an a-priori cache has not
been taken into account.
This latter effect is analyzed in the next paragraph.
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12.2.5 Pattern of References
General Case Here, we show the possibilities offered by the proposed model, to specify known
patterns of references. The patterns of references we are dealing with, are along the D-Stream as
set out in Figure 27 page 136.
The way the pattern of references is specified to the engine is through a complementary parameter
to the gx operation code (cf. section 9.1), recalled intuitively here as:
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The value PofR is optional; it is treated in this paragraph. A more formal syntactical definition of
this operation code can be found with Formula (62) page 117.
Similarly to the introduction of the ”ShM stream name” as a new type in C++ language (cf.
Formula (58) and (59) page 116), we complement its definition by a parameter indicating the
pattern of references (PofR) to be handled on that name:
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Of course, PofR could have been included at the level of the loop itself, such as
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This would allow the specification of a different PofR for each different loop. However within our
project, it was easier to implement it at the level of the ShM stream definition.
By default, this PofR is the natural order between integers. If specified, it can be the name of an
ordering implemented in the given engine, an algorithm to implement this latter, or a suite (in its
mathematical meaning) of integers provided as a model of pattern to be followed.
To show how PofR can be exploited, let’s use our previous examples of 1-D and 3-D array indexing.
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Example 7: Indexing a 1-D array: pattern of references We firstly use our simple C program
without using the proposed engine. The same code is shown here as the one previously used to
update a 1-D array on page 147. On the right side, are shown the successive addresses (i.e the
pattern of references) used by this program, as generated by the C++ compiler. As can be seen, in
handling a 1-D array, this program displays a very good locality of references.
#include T iostream.h U
#include T string.h U
#define MAX SIZE 4
main()V
int n=MAX SIZE;
int i;
int tableau[MAX SIZE];
for(i = 0; i T n; i++)
V
tableau[i]=i; W
return 0;W
0x2ff22b60 0
0x2ff22b64 1
0x2ff22b68 2
0x2ff22b6c 3
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Example 8: Indexing a 3-D array-pattern of references Our simple C program is now used
to update a 3-D array: the successive addresses referenced by the program, as generated by the
C compiler, are shown on the right side. As can be observed these successive addresses, forming
a pattern of references do not display a pattern easy to handle with current caches, based on the
implicit locality of reference.
#include T iostream.h U
#include T string.h U
#include ”hpc.h”
#define MAX SIZE 4
main()
int n=MAX SIZE;
int i, j, k;
int multiD tableau[4][4][4];
for(i = 0; i T n; i++)
V
for(j = 0; j T n; j++)
V
for(k = 0; k T n; k++)
V
mul-
tiD tableau[i][j][k]=i; W
W
W
return 0;
multiD_tableau[0][0][0] 0x2ff22a78 0
multiD_tableau[0][0][1] 0x2ff22ab8 0
multiD_tableau[0][0][2] 0x2ff22af8 0
multiD_tableau[0][0][3] 0x2ff22b38 0
multiD_tableau[0][1][0] 0x2ff22ab8 0
multiD_tableau[0][1][1] 0x2ff22af8 0
multiD_tableau[0][1][2] 0x2ff22b38 0
multiD_tableau[0][1][3] 0x2ff22b78 0
multiD_tableau[0][2][0] 0x2ff22af8 0
multiD_tableau[0][2][1] 0x2ff22b38 0
multiD_tableau[0][2][2] 0x2ff22b78 0
multiD_tableau[0][2][3] 0x2ff22bb8 0
multiD_tableau[0][3][0] 0x2ff22b38 0
multiD_tableau[0][3][1] 0x2ff22b78 0
multiD_tableau[0][3][2] 0x2ff22bb8 0
multiD_tableau[0][3][3] 0x2ff22bf8 0
multiD_tableau[1][0][0] 0x2ff22ab8 1
multiD_tableau[1][0][1] 0x2ff22af8 1
multiD_tableau[1][0][2] 0x2ff22b38 1
multiD_tableau[1][0][3] 0x2ff22b78 1
multiD_tableau[1][1][0] 0x2ff22af8 1
multiD_tableau[1][1][1] 0x2ff22b38 1
multiD_tableau[1][1][2] 0x2ff22b78 1
multiD_tableau[1][1][3] 0x2ff22bb8 1
multiD_tableau[1][2][0] 0x2ff22b38 1
multiD_tableau[1][2][1] 0x2ff22b78 1
multiD_tableau[1][2][2] 0x2ff22bb8 1
multiD_tableau[1][2][3] 0x2ff22bf8 1
multiD_tableau[1][3][0] 0x2ff22b78 1
multiD_tableau[1][3][1] 0x2ff22bb8 1
multiD_tableau[1][3][2] 0x2ff22bf8 1
multiD_tableau[1][3][3] 0x2ff22c38 1
multiD_tableau[2][0][0] 0x2ff22af8 2
multiD_tableau[2][0][1] 0x2ff22b38 2
multiD_tableau[2][0][2] 0x2ff22b78 2
.............................
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Example 9: Basic loop with pattern of references Our proposed engine could help analyze,
hence understand and potentially influence, this pattern as described in the following example.
We have noticed in Example 8, that the successive locations of each element of the given array are
due to the compiler, and the way they are accessed by the program is done according to the way
integer i is incremented. This example shows an additional facility provided by our proposal to
handle such a pattern of references:
ShM stream (i,ifs)
where
 name i is defined to reference the data according to a pattern called ifs, known (or previously
defined) by our proposed engine.
This is exerciced on the basic loop of our simple C program.
Note:The pattern called ifs, taken here as an example, stands for Iterated Function System. It
is now a well known way developed by Michael Barnsley [18] of describing a great variety of
patterns. Other patterns are likely to exist or be developed such as the ones driven by some random
number generator.
The pattern ifs is shaping up the D-Stream, or said differently, it drives the pattern of references
within the D-cache. This triggers the ability to have data ready in the D-cache, even if they are not
accessed in a local manner, but rather according to a pattern of references, specified a-priori with
the algorithm provided by the user, under the specified parameter ifs.
#include T iostream.h U
#include T string.h U
#include ”hpc.h”
main()V
int n=4;
ShM stream(i,ifs);
for(i=0;i T n;i++)
V
;W
return 0;
W
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12.3 Preliminary conclusions: the validity of the model
The various examples developed in these two Chapters are intended to explore the validity of the
proposed model. What we have been able to show can be summarized in the following points:
 Performance gain in handling the Depth of Indirection: Taking as example a basic C++ loop,
we have been able to show the positive impact of the proposed engine to complement a RISC
environnement.
 Performance gain expected from using Pattern of References: Taking the same basic C++
loop, we have been able to describe the impact of the caching model embodied in the pro-
posed engine, to enhance RISC or CISC environnements.
 Shape analysis: Applied to a stable well-known benchmark (the CERN Jobstream), it has
allowed us to project performance gains in a CISC environnement.
Paragraph 14.3 of this document will allow us to express
 Micro-parallelism quantification: Applied to a reference benchmark, LINPACK, it will allow
us to measure the efficiency of some architectures in handling the Depth of Indirection.
 Irregularity quantification: Exercised through a reference benchmark, it will allow us to
measure the sensitivity to data irregularity of different architectures.
Reference [101] is introducing a qualitative (i.e. geometric) analysis of those two same points.
Next chapter (Chapter 13) contains a published paper regarding a project that embodied our model
and gives results of actual concrete measurements of its impact for Depth of Indirection in major
and Pattern of References as a minor effect.
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13 published paper: Paradys: A scalable infrastructure
Abstract
We detail the design of a scalable infrastructure, called Paradys, developed for parallel circuit
simulation. Early measurements of its scalability (some 0.9x of parallel efficiency) are encour-
aging signs to measure on larger parallel configurations as well as to envision its application
for simulation of deep sub-micron technology. This good scalability is, in great part, achieved
thanks to a dynamically managed memory gap, called ShMC++, reducing the number of mem-
ory accesses in the given shared memory environment.
ShMC++ is the first implementation of our proposal in order to prove its benefit in a con-
crete case. Actual measurements show an increase, due to ShMC++, of the overall speedup
of Paradys parallel infrastructure going from 14% to 78% depending on the original memory
access rate.
The following is the article peer-reviewed and published in the Proceedings of the 8th IEEE
International Conference on Electronics Circuits and Systems 2001, held in Malta.
13.1 Introduction
This paper is to reflect the design of a scalable infrastructure, called Paradys, developed for parallel
circuit simulation. Early measurements of its scalability (some 0.9x of parallel efficiency) are
encouraging signs to measure on larger parallel configurations as well as to envision its application
for simulation of deep sub-micron technology.
From the very beginning, the main goals assigned to Paradys are to:
1. develop algorithms for dynamic load balancing on parallel computers and adaptive algo-
rithms for merging subcircuits in correlation with the instantaneous distributed power of the
processing elements.
2. develop parallel algorithms for the detection of subcircuits with an analog or digital behavior
in ULSI.
13.2 Overall Structure
The overall design of Paradys is lead by the following basic assumptions:
scalability is the main ingredient: at time of trade-offs it should be the winning part,
generality should always be kept opened,
portability : though developed on a concrete hardware configuration (an IBM SP2, herein known
as SP), everything is done in order to easily port the code unto other parallel (or distributed)
platforms.
As depicted in Figure in 30, the different components of Paradys infrastructure are the followings:
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partitioning
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processor mapping
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Figure 30: Paradys overall data-driven design
Paravis is related to Paradys design component and runs in a specific node (PE0) of parallel con-
figuration: it allows to display the events in the parallel infrastructure as well as interacting
with the running simulation going on. A dedicated paragraph gives a thorough description
of this graphical interface.
Data Base is a simple data base containing Spice sentences (also known as netlists). It is splitted
(i.e. partitioned) in ”mini db’s” (i.e. kind of sub-netlists) by the Partitioning phase of the
infrastructure.
Partitioning is developed based on the Toggle algorithm (cf. [150], [151]) and is intended to
produce a picture of the different subcircuits that can be simulated in parallel - the set of
ultimate grains - along with the way they are linked together.
These ultimate grains are potentially re-gathered together based on the
actual SP configuration selected: Given the ratio grain (nbr of subcircuits)PE (nbr of PE’s) estimated at mini-
mum around 5, there is an upper bound for the number of grains per available PE; the lower
bound is being driven by the number of transistors per grain, which is empirically determined
between 100 and 200 (indeed, smaller subcircuits trigger too high a latency in - the available
- Spice processing).
feedback detection: Feedbacks are common place in circuits. In Partitioning, when the maximum
granularity is searched, they are not considered. Later on, during the Regrouping phase, they
are detected: whenever they can be inserted within a subcircuit, it is done so in regrouping
the concerned original grains. This regrouping based on feedback is limited by the size
of the resulting subcircuit as well as by the number of resulting subcircuits. Though they
complexify the overall process, large feedbacks are kept outside the subcircuits (i.e., they
are visible to the Paradys infrastructure and handled accordingly). Further developments are
considered in order to handle them in a more general manner.
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analog vs digital criteria: Contiguous original ultimate grains of the same nature (analog or digi-
tal) are also potentially regrouped, while always keeping in balance the number of subcircuits
and their respective sizes.
This granularity adaptation -or regrouping - is handled within PE0 as the final initialisation phase.
During the Partitioning and Regrouping phases, a configuration pre-tayloring is going on in all
the other available PEs, checking the different parameters (or adapters) of each PE so they can be
set at their optimal value (for both latency and bandwidth) for the actual parallel part of Paradys
processing.
13.2.1 Data-driven scheme
During the design phase of Paradys, an alternate architecture has been thorougfully considered.
Indeed, despite the Paradys objectives of being scalable up to several thousand PEs, realpolitik
obliged to consider small and medium size (from 10’s to 100’s PEs) configurations.
In an attempt to address also those small configurations, a distributed model has been considered
for a while. Given the complexity and the programming load it would have triggered for the
project, this model has been discarded in favor of a unique data-driven model addressing the long
term objective of Paradys (i.e. 10.000 PEs) which is described in the following paragraphs.
13.2.2 Data-driven scheduling
At the beginning of Paradys processing, a given processing element (PE0) has a specific role,
in the sense that it runs the initialising phase of the simulation, followed by the partitioning phase
(follow-on versions of Paradys are considering to parallelize also this latter, exploiting space-filling
curve algorithms such as proposed in References [2], [3]), producing the ultimate grains and the
way they are linked together. Further refinement known as Regrouping is also handled to fit the
different criteria, as expressed in the previous paragraph.
From then on, this specific role of PE0 is terminated, it then plays the role of the Paravis PE (as
described in a specific paragraph) for the rest of the simulation. Each other PE of the available
configuration has an instance of the scheduler, which is hence distributed. Such a distributed
structure of the scheduler, avoiding a single point of failure as well as a hostnode structure, as
advocated in Reference [148], is expected to achieve the scalability objectives required of Paradys.
This distributed scheduler memorizes the db’s mapping, and keeps track of the advancement
of the simulation based on the contents of a piece of shared memory, containing the overall
subcircuits status/mapping. Each block in the Shared Memory is either a SC CB (for SubCir-
cuit ControlBlock, a C++ object) representing the different signals required by a given subcircuit
to be simulated, or a control block representing the electrical nodes. Those SC CBs reside in the
shared memory and form the base upon which the firing rules are applied in order to build up an
overall data-driven scheduling; those firing rules are being triggered by properly overloaded C++
operators.
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13.2.3 Load Balancing
The simulation time for each subcircuits being quite variable, it is expected that the conjunctions
of
1. the ultimate grains approach (regrouped according to the available SP configuration, feed-
back detection and Analog-vs-Digital criteria) provided by the partitioning component,
2. the data-driven scheduling scheme
provides the adequate load balancing required to achieve the expected Paradys scalability.
The way the SC CB’s are chained, represents the static ordering of the subcircuits simulations.
The way by which they are dynamically (i.e. actually) ordered is mainly due to three factors:
1. relative speed of simulation execution for each subcircuits
2. PEs availability
3. subcircuits simulation convergence.
13.2.4 Loads and Convergence
The fact of partitioning a circuit into subcircuits, decouples each subcircuit from one another. This
creates a situation where each subcircuit is ’electrically isolated’ from the others. To compensate
this, waveform relaxation technics such as those developed and proposed by A. Ruehli [150], [151]
and A. Vachoux [167], allows the existence of ’virtual inputs’ (also called loads) in addition to the
’normal inputs’ of each subcircuit. Each subcircuit to which the outputs of a given subcircuit A are
connected, triggers the existence of an equivalent so-called load. At the time of the first iteration,
SubCircuit A
SubCircuit B
load
load
convergence on this node
SubCircuit C
Figure 31: Loads and convergence
all loads are set to zero. As the first iteration is progressing among the different subcircuits, proper
loads are reflected as inputs to the appropriate subcircuit(s). This whole process triggers the need
to iterate through the simulation of each subcircuits, until each one of them has converged (i.e. the
loads have stabilized their effects on each of them).
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A subcircuit is flagged as converged when all its input signals and loads have con-
verged and when all its output signals have converged.
13.2.5 Overall design
After the initialisation phase (i.e. Partitioning and Regrouping), the main components of Paradys
involved in the infrastructure and depicted in Figure 43, are as follows:
NetList Manager: the existence of both inputs and loads to be managed by Paradys between
subcircuits implies the existence of a permanent process, called a NetList Manager, present
in each PE. The NetList Manager is in charge of maintaining actual values of inputs and
loads (as they become available) within the netlists provided to Spice. It has been preferred
to have such a permanent process in order to smooth the communication load between the
different PEs. The other term of the alternative would have been to wait for the inputs and
loads to be available to pull them unto the appropriate PE, which would have triggered a
peak in communication load between the PEs.
Simulator: in a first approach, Spice is run as a distinct application in each node of the SP con-
figuration, as each ”mini db” can be perceived as an actual DB (i.e. netlist) by each Spice
instance.
It should be noted that in the case of a SP node made of n processors (i.e. a SMP), n instances
of the simulator are simultaneously running in the given SP node. In such a case, we are deal-
ing with n logical PEs, each of them being implemented as a pair of Distributed Scheduler /
Netlist Manager processes, described later.
Resulting Waveforms are produced by the simulation of each subcircuit, as dictated by the data-
driven scheme, and are kept on the PE where the given iteration has just been exercised. The
PE number is set into the SC CB representing the given subcircuit. When time comes of
scheduling the next iteration (i.e. next time when the firing rule is to be applied for the given
subcircuit), this PE number is considered by the distributed scheduler as the preferred PE to
be selected, hence providing maximum data locality.
At design time of such an infrastructure, a multi-tasking problem is to be solved: how multiple
processors should be running an application in parallel?, question known as the question of task
scheduling (i.e. how to assign specific tasks to specific processors).
Four different factors are to be considered in order to pick up the best suited method:
 Processor Utilization
The different subcircuits, results of the circuit partitioning, have to be assigned to the differ-
ent PEs such that the workload is balanced in order to obtain the optimal processor utiliza-
tion.
 Communications
Communications between PEs are important for performance since they may cause proces-
sors to wait for each other results. This is accomplished in trying
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– to avoid unnecessary waiting times
– to reduce as much as possible the interprocessor communications.
– to avoid any communication bottlenecks.
± Recovery
The scheduler supervises the processes activity. When a simulator process or a PE fails, the
scheduler has to be informed so it can take the appropriate actions in order to recover the
failure.
± Scalability
A system is said to be scalable if it can handle the addition of users and resources without
suffering a noticeable loss of performance or increase in administrative complexity. In our
case it means that the simulator should be performing as well for small circuits as for very
large ones and with few PEs as with many.
To reach our objectives, a data driven model is chosen. The scheduler is distributed over all PEs
and the data necessary for the scheduling are stored on a piece of shared memory.
The scheduling data (in the shared memory) contains the overall subcircuits status/mapping and a
queue is maintained containing the subcircuits ready to be simulated.
Two processes are used to manage the scheduling (each pair of processes is present in each PE, cf.
Figure 43):
± the Distributed Scheduler: either it is waked up or it picks up a subcircuit from the ready
queue; it gets the necessary input (netlist) from the mini db’s maintained by the Netlist
Manager and provides it to Spice for simulation
± the Netlist Manager: it updates the netlist files with the values of the new waveforms re-
sulting from the simulations just run; it updates the corresponding data in the subcircuits
status/mapping and appropriately issues the firing rule.
This separation of tasks between two different processes enables a better distribution of interpro-
cessor communications.
13.2.6 Scheduling data
Each subcircuit is represented in the shared memory by a SubCircuit Control Block (SC CB). For
each SC CB, the input and output signals are represented respectively by an input list and an output
list. Each signal of the input list points to the SC CB, where this signal comes from (predecessor
subcircuit). Each signal of the output list contains a list representing the subcircuits where this
signal is sent to (successor subcircuits in the successor list). Each element of the successor list
points to the corresponding SC CB and contains a representation of the loads calculated in the
successor subcircuit.
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Figure 32: Overall View
The subcircuits which are fired for simulation, are represented in a ready queue (if no PE’s are
available when the firing rule is issued). Each queue element (ready element) points to the corre-
sponding SC CB (see Figure 33).
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Figure 33: Shared Memory Overview
13.2.7 Convergence Calculation
The convergence calculation is done by the Distributed Scheduler. It compares the output wave-
forms of current iteration with those from the preceeding iteration. The current iteration waveforms
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have just been calculated by the local Spice simulator and stored into a file. The preceeding itera-
tion waveforms are also stored locally in a file (it was carried over from a remote PE if necessary
by the Netlist Manager during the subcircuit simulation). For each output node, the following
equation has to be true for convergence:
²
volt(i) ³ volt(i ³ 1) ²´¶µ
where i is the iteration number and
µ
the convergence criteria as specified by the user.
13.2.8 Scalability
Beyond the overall design, the following points in Paradys infrastructure are given considerable
attention for achieving the expected scalability:
± when the Distributed Scheduler or the Netlist Manager searchs a particular SC CB in the set
in order to read or write information
± when the Distributed Scheduler searchs an element in the ready queue with particular criteria
in order to select it for simulation
To reach the needed scalability, a novative structural approach is being exploited as described in
paragraph 13.3. In the search for scalability, we also used at the beginning of the project, some
classes from the IBM Class Library (key sorted Set and Relation). Those latter classes, though
of good quality, are not portable. When the Standard Template Library (STL) has become widely
available, their usage was converted to C++ iterators over containers.
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13.3 Dynamically managing the memory gap
The growing gap between processor and memory has been exacerbated by the way we are using
computers: in order to obtain an actual data for a given instruction, it can take several, if not a lot
of, different memory accesses, dependent upon the way data are structured.
As part of the Paradys project, we were lead by design to build up a shared memory. As an assist to
the Paradys infrastructure written in C++, and transparent to this programming model, the author
developed a software layer in order to access objects resident in the required shared memory. Such
a software layer, coined ShMC++, is a first step implementing, in Paradys parallel environment,
the device proposed in Chapter 10.
13.3.1 Structured data across the wall
As argued in so many instances [45, 54, 57], the requirements are numerous to handle dynamic
complex data structure. However current designs (either at the processor or at the system level)
do not address the point in a satisfactory manner, witness vector processors or High Performance
Fortran inadequacies to exploit processor speed for these kinds of data.
To give a concrete case of the matter, it has actually been measured that on a superscalar processor,
able to potentially run 5 instructions per cycle, the achieved rate for High Energy Physics (HEP)
data is, in fact, 0.8 instruction per cyclei: data not being accessed at the necessary rate because too
many indirections have to be handled along the von Neumann bottleneck.
Profiling of HEP applications[112] shows it clearly: in such environments, 50% of the time is spent
handling indirections in order to access the actual data.
Given the discrepancy between microprocessors performance increase per year and DRAM much
slower speed increase per yearii, this leads to an enlarging gap, the effect of which is much more
exacerbated by dynamic complex data structures accessed in a non-local manner.
Encouraged by preliminary results obtained by software simulation of the CERN Benchmark Job-
stream (cf. Appendix D.3) we developed a concrete case around a shared memory access. Such an
access is important for parallelism in multithreading environments as well as in the perspective of
a NUMA architecture.
We now describe how the principles proposed in Chapter 10 are implemented as an assist in order
to dynamically handle access to Paradys shared memory.
13.3.2 ShMC++ motivations
In the context of accessing Paradys shared memory, one needs to reduce the latency for both read
and write. This implementation of the principles proposed in Chapter 10 shows that a dynamically
iPersonal communication of Sverre Jarp, Atlas experiment, CERN.
iirespectively estimated by F. Baskett at 80% and 7% (in his keynote address at the International Symposium on
Shared Memory Multiprocessing, April 1991), they have recently been rated at 60% and 10% by Maurice Wilkes (cf.
reference [172]).
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managed access to complex data stuctures (ShMC++) residing in a shared memory, can substan-
tially help the overall latency.
Control blocks implemented as tilesiii within the shared memory are representing the subcircuits as
well as the different signals required to simulate them. This set of control blocks resides in shared
memory as a set of tiles and forms the base from which firing rules are triggered, forming Paradys
overall data-driven scheduling. Such control blocks being C++ objects, the firing rules are ideally
triggered by properly overloading a C++ operatoriv.
13.3.3 ShMC++, principles
As part of Paradys design, the availability of a shared memory was assumed. As the local available
hardware (an IBM SP2) doesn’t embody such a mechanism, we developed a home grown software-
based distributed shared memory. As an assist to the Paradys infrastructure written in C++i, and
transparent to this programming model, the author developed a software layer in order to access
objects resident in the shared memory. Such a software layer, coined ShMC++, is an implementa-
tion, in a parallel environment, of the proposed device along the gap between processing elements
and a shared memory.
ShMC++ allows the parallel application to define the required tilings as well as to program their
access.
iiiWe take the term tile in its general meaning as an element filing up with some others, the shared memory content.
ivC++ overloading, allowing to freely modify operators semantic during read/write access to objects, has exten-
sively been exploited in ShMC++ as a mean to develop new type of object access, while remaining transparent to the
programming model.
iC++, even as standardized, does not offer a semantics in accessing shared objects either from different threads
within a process or from different processes running in parallel - either in an SMP or an MPP environment.
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Figure 52 depicts the split introduced by ShMC++:
(a) a classical way to access shared memory, where data and structures are identically accessed
within the shared memory;
(b) the segregation, introduced by ShMC++, between the algorithmic part written in C++ and
the shared memory access; the part labeled “ShMC++” in the given Figure contains the
structures (such as all the pointers) of the C++ objects being accessed, the shared memory
containing only the actual data (such as the integer, Flag or SC status fields in Example 1)
of the C++ object being represented.
algorithm
+ access
algorithm algorithm
+ access + access
algorithm
+ access
algorithm
+ access
algorithm
+ access
(a)
(data + structures)
Shared memory
algorithm algorithm algorithm
ShMC++ ShMC++ ShMC++
algorithm algorithm algorithm
ShMC++ ShMC++ ShMC++
(b)
Shared memory
(data only)
Figure 34: Shared Memory access from C++: (a) classical, (b) with ShMC++
When each participating process starts, their ShMC++ part contains no reference (i.e. knowledge)
of the shared objects. As such process starts to reference the shared objects, the structures of these
latters are automatically built up for the given process in the local node, which potentially gives for
each process the same perspective of the shared memory content. When referenced, the structures
of the shared objects are built up in the ShMC++ part, the fields corresponding to the actual data
(such as the integer, Flag or SC status fields in Example 1) instead containing the address to be
used for accessing such fields in the shared memory.
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Example 1 is an instance of a C++ object (called SC CB) used in Paradys:
#ifndef SC_CB_H
#define SC_CB_H
#include <iostream.h>
...............
//ShMC++ Shared Memory tilered
//
//ShMC++ 1eSC_CB <--> C++_Class
//ShMC++ 1eInputs := ( Input_free, 0, Nb_inputs )
//ShMC++ 1eOutputs := ( Output_free, 0, Nb_outputs )
//ShMC++ 1eTile <--- ( 1eSC_CB, 1eInputs, 1eOutputs) gcat
...............................
//--------------------------------------------------------------
class SC_CB
{
private:
SC_CB(); //.Default constructor
//ShMC++ Id
int SC_id; // subcircuit identification (>=1)
int last_iter_PE; //.PE number on which last
// iteration was done, or on which
// actual simulation is running
int sched_iter_num; //.Number of iterations already done
int signals_counter; //.Number of signals yet to be received for
// the SC to be ready
Flag all_inputs_ready; //.ON: all inputs are ready
Flag all_loads_ready; //.ON: all loads are ready
Flag first_conv_cond; //.First convergence condition:
// all predecessor SC have converged
SC_Status sched_status; //.Subcircuit status
InputList* inputs; // list of input signals
OutputList* outputs; // list of output signals
........................
#endif SC_CB_H
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The ShMC++ sentences are implemented as C++ directives that specify how the data structure of
the given object should be tiled in the shared memory. The sentences which contain the following
verb:
´
³ ³· allow to identify the space 1eSC CB with a C++ class structure,
¸Ł¹ allow to define two spaces and their respective contents,
´
³0³0³ allow to define the tile (1etile) as being made of the concatenation (gcat) of three
different spaces (1eSC CB, 1eInputs and 1eOutput),
The directive //ShMC++ Id specifies that the following variable (namely in the given case, SC id),
must be used as a unique identifier for the tile to be built.
Such ShMC++ sentences allow to direct how to build up tiles in the shared memory that only
contain the actual data for each instance of the given C++ object. The set of pointers building
up the structure of normal C++ objects are not placed in the shared memory but are dynamically
managed in each separate participating process.
Overall, a given shared object can actually be represented by the contents of two locations:
1. its structure known and defined in the ShMC++ parts of a certain number of processes (hence,
at a given moment, there are n such structures, n being
´
¹ the number of participating
processes),
2. the set of actual data it is made of, uniquely stored and maintained in the shared memory
without any structure.
13.4 Paravis
Paravis is the visual component of the Paradys infrastructure. It keeps running during the whole
simulation in a given node, called PE0. Its main objectives are to display information regarding
the simulation progress.
It is made of several panels, which are continuously updated in order, for the user, to follow how
his(her) simulation is going on. By continuously it is meant ’as soon as the information is brought
into PE0’.
There are three quite different flows of message going on in Paradys:
1. MPI messages between the PE’s, explicitly issued by the C++ programs making up Paradys,
2. other MPI messages used in implementing the home-made distributed shared memory,
3. information messages brought to Paravis in PE0, for logging and display purposes.
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Given that the built-up Paradys infrastructure is dependent upon available levels of software/tools
which do not allow to prioritize such quite distinct flows of messages, the flow of information
messages to Paravis arrives when possible, and the panels are refreshed accordingly.
A new level of software should be soon available, based on DPCL defined by the ‘ptools’ consor-
tium, that might help enhance that aspect.
The main Paravis panel is reproduced in Figure 35 as a snapshot after 10+% of the subcircuits have
converged, as shown in its Convergence field. At the top of the panel
± number of Simulators available,
± number of Sub-Circuits being handled,
± and different Times are displayed.
The four different graphics of the main Paravis panel are as follows:
Speedup(p): shows the speedup reached so far.
Time: shows, in seconds, the time so far used by:
Tparad: the Paradys infrastructure,
Tidle: the amount of time the Distributed Scheduler has so far been idle, waiting for SC CB
to be ready.
Thruput(p) & Convrate(t): respectively the number of subcircuits being currently simulated and
the number of subcircuits already converged.
Sub Circuit(s) ready and Simulator(s) idle: the instantaneous number of subcircuits in the ready
queue, and its opposite, the number of PE idle, waiting for a subcircuit to be ready.
At the top of the main panel, three pull-down menus are available, the Iterations one being dis-
played as a snapshot in Figure 36: The first column shows the different iterations going on (Id
from 0 to 2) and for each of these iterations, the number of subcircuits already converged (done),
with some graphical representations of the iteration progress displayed on the right side.
Equivalent information are available for Simulators and Queues. Another panel displays the
different subcircuits, those already converged being red-colored and the user having the interactive
possibility to dynamically change the netlist of a given subcircuit and to restart the simulation at the
required level, depending upon the connections of the modified subcircuits with other surrounding
subcircuits.
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Figure 35: Paravis main panel: at 10% of the simulation
13 PUBLISHED PAPER: PARADYS: A SCALABLE INFRASTRUCTURE 186
Figure 36: Paravis panel: levels of iteration
13.5 First measurements
Our implementation has been exerciced for different circuit size, on 2, 4 and 8 PE’s configuration.
A PE (Processor Element) is made of two UNIX processes working together, a Netlist Manager
and a Distributed Scheduler The actual configuration on which the different runs (three times each
for reproductibility checking) have been carried, is an IBM SP2 with 5 nodes connected by an
SPS switch. 4 nodes are identical UP’s, each running one PE. The 5th node is a 4-way SMP node
capable of handling 4 PE’s. A 2 PE’s configuration is thus made of 2 UP’s nodes, a 4 PE’s of 4
UP’s nodes, a 8 PE’s of the SMP node and 4 UP’s nodes.
The software distributed shared memory is evenly distributed on the considered PE’s. Its structure
is quite simple, first of all for lack of programming resources in developing a full blown distributed
shared memory, but also the considered shared memory is filled up once at the end of partitionning,
after what its structure does not change, only values are modified. We are thus not dealing with a
sophisticated memory management scheme, cache coherency, etc... and its possible interference
with the measured device.
The Paradys infrastructure is written in C++, compiled with gcc 2.95 19990728. The link-edit is
done with mpcc a specific script provided with that machine. At run-time, the global variables re-
lated to the parallel environment are: MP LABELIO=yes, MP PROCS=n, MP TRACELEVEL=0,
MP EUILIB=ip, MP EUIDEVICE=css0.
For each circuit size, measurements are carried in an equal stable environnment.
13.5.1 ShMC++ effects on speedup
Given the major objective of the project (scalability), scalability points of control are placed in
Paradys code in order to measure their respective effects. In this perspective, we detail, in this
paragraph, effects of ShMC++ as measured on the Paradys infrastructure.
In those specific (i.e., ShMC++) scalability measurements, partitioning is kept under control in
order to obtain subcircuits of the same size: in consequence, we are expressing the circuit size in
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term of number of subcircuits. Each subcircuit is made up of around 120 similar transistors, so
that the complexity of a subcircuit simulation is identical and does not interfere with the targeted
objectives of the measurement.
For each circuit size, measurements are carried in an equal stable environnment, for both normal
case (i.e., w/o ShMC++) and with the proposed device (i.e., with ShMC++). The difference of the
presence of the studied device can be characterized by a decrease in the number of shared memory
access, e.g. the memory pressure, or the traffic on the von Neumann bottleneck.
Number w/o ShMC++ with ShMC++ memory
of memory memory pressure speedup
subcircuits pressure speedup pressure speedup decrease increase
125 48 1.59 16 1.89 -32 +19%
252 49 1.64 16 1.92 -33 +17%
500 45 1.64 15 1.92 -30 +17.5%
1008 45 1.65 15 1.93 -30 +17%
1960 43 1.69 14 1.94 -29 +15%
4410 32 1.7 11 1.94 -21 +14%
Table 5: ShMC++ effect on speedup (2 PE’s)
The experiment data show the variation in speedup calculated here as ºI»½¼F¾ ¹¿FÀÂÁ)Ã
¿FÀ Ä
Ã
with T(1) being
the elapsed time to simulate a given circuit on 1 PE, and T(p) the elapsed time to simulate the very
same circuit in parallel on p PE’s.
Number w/o ShMC++ with ShMC++ memory
of memory memory pressure speedup
subcircuits pressure speedup pressure speedup decrease increase
125 96 2.47 32 3.68 -64 +49%
252 95 2.65 32 3.74 -63 +41%
500 93 2.66 31 3.75 -62 +41%
1008 85 2.71 28 3.80 -57 +40%
1960 71 2.74 24 3.82 -47 +39%
4410 54 2.84 18 3.85 -36 +35.5%
Table 6: ShMC++ effect on speedup (4 PE’s)
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Number w/o ShMC++ with ShMC++ memory
of memory memory pressure speedup
subcircuits pressure speedup pressure speedup decrease increase
125 247 3.83 82 6.86 -165 +78%
252 228 4.06 76 7.2 -152 +77%
500 197 4.24 66 7.25 -131 +71%
1008 153 4.24 51 7.2 -102 +70%
1960 125 4.46 42 7.46 -83 +67%
4410 114 4.6 36 7.52 -78 +63%
Table 7: ShMC++ effect on speedup (8 PE’s)
Note that,
1. the speedup increase is directly correlated with the number of shared memory access per second
(i.e. the memory pressure). It is coherent that the more the memory is sollicitated, the more
benefit one can expect from the proposed model.
2. the measured effects are typical of the relative speed between the given processors and the time
to access the shared memory (a home grown software distributed structure);
2. when parallel resources are fixed for a growing number of subcircuits (sizeup), the gain starts
to stall, as if the system was choking;
4. further analyses are required in order to figure out a predictive model of ShMC++ benefits.
13.5.2 Paradys scalability
Based on ShMC++ benefits, measurements of Paradys scalability are displayed in Table 8 where
the experiment data shown are as follows:
Number 2 PE’s 4 PE’s 8 PE’s
of S(p) E(p) S(p) E(p) S(p) E(p)
subcircuits speedup efficiency speedup efficiency speedup efficiency
125 1.89 0.94 3.68 0.92 6.86 0.85
252 1.92 0.96 3.74 0.93 7.20 0.90
500 1.92 0.96 3.75 0.93 7.25 0.90
1008 1.93 0.96 3.80 0.95 7.20 0.90
1960 1.94 0.97 3.82 0.95 7.46 0.93
4410 1.94 0.97 3.85 0.96 7.52 0.94
Table 8: Paradys speedup and parallel efficiency
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speedup calculated here as ºI»Å¼F¾ ¹ ¿FÀÂÁ)Ã
¿FÀ Ä
Ã
with T(1) being the elapsed time to simulate a given
circuit on one PE, T(p) being the elapsed time to simulate the very same circuit in parallel
on p PE’s,
parallel efficiency: taken as ÆÇ»Å¼F¾ ¹ ¿tÀÂÁ)Ã
Ä¿FÀ Ä
Ã
with T(1) being the elapsed time to simulate a given
circuit on one processor, T(p) being the elapsed time to simulate the very same circuit in
parallel on p PE’s, with p varying from 2 to 4 to 8 for our case.
Note that,
1. there is a great imbalance of speed and connectivity between the nodes of the 8 PE’s confgura-
tion (4 UP’s and a 4way SMP node);
2. the 8 PE’s configuration might be lacking grains (i.e. subcircuits) to be properly ‘fed’ and reach
0.96 or 0.97 level of parallel efficiency; in order to provide more grains, partitioning should
be enhanced by exploiting such approach as spacefilling curves as proposed in Reference
[2].
13.6 Conclusion
On the available configuration, measurements of Paradys scalability, (the main objective of the
built-up infrastructure) give encouraging figures. Among different things, it shows that the mem-
ory wall in front of us can greatly be battered, specially in accessing the worst case: complex
structured data, through the use of tailorable I-units. Indeed, making available an I-unit dynami-
cally tailorable to complex structured data, allows to alleviate data accessing and to substantially
narrow the memory gap.
This new approach, of dynamically managing the memory gap, gives substantial gains mainly in
decreasing the traffic along the von Neumann bottleneck which Paradys takes advantage of in order
to achieve its main goal: scalability.
13.7 Follow-on activities
As mentionned in the different parts of this paper, follow-on activities are considered for Paradys:
Performance enhancements could be reached when proper software would allow better tuning of
the different flows of messages;
Recovery infrastructure available in the IBM SP2 (known as High Availability or Phoenix) has to
be used only by root users ... who cannot then issue MPI messages;
Large feedback loops should be handled in a more general manner exploiting recursive data
structures;
Partitioning should be enhanced by exploiting spacefilling curves as proposed in Reference [2].
Dynamically managing the memory gap should be pursued in developing and analyzing a novel
hardware device in order to alleviate the memory wall problem.
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would not have existed without the realistic enthusiasm of Professor D. Mlynek.
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14 Proposal of a yardstick for a generalized mapping device
14.1 Evaluation of computer characteristics: MIPSophobia
How to evaluate computer attributes?
The unit most often used so far, the MIPS (Million of Instructions Per Seconds), revealed itself as
a poor measure of the general characteristics of a computer and of its power in particular. There
has even been some arguments on this topic between manufacturers, because some of them were
using that unit systematically, making a tight correlation between number of MIPS and power of
the machine.
Such a measurement doesn’t indeed take into account the effects of the architecture on the pro-
cessing time of a defined job, but solely the speed at which the mechanical automaton can carry
out instructions.
The only remedy to this has been to measure using job streams; to have them run on the machine
to be evaluated and to measure the elapsed time between the beginning of the submission of the
jobstream and the end of its run: that is the well-known benchmark approach.
Such an approach is not quite satisfactory and always questionable, mainly because the results are
dependent upon the contents of a given jobstream as well as its algorithmic characteristics (the
so-called representativity of the jobstream).
This fact has been underlined when MFLOPS and MLIPS have later been introduced. An objective
measurement is therefore necessary.
14.2 The von Neumann line
‘What is a von Neumann architecture?’ is often asked: since the work of John von Neumann [169],
there has been a rough answer to that question rambling in the head of most computer scientists.
This rough definition evolves around a counter (structuring, hence ordering, the I-Stream) and,
as John Backus spelled it out, around the idea behind the current programming paradigm which
consists in ‘changing the state of the machine’ through successive modifications of the memory.
A contrario, a data-flow machine is perceived by most computer scientists as non-von Neumann
because there is actually no I-Stream (i.e. no program counter) to drive the machine, but rather
D-Stream(s)i, only. Beyond the two extremes respectively identifying a von Neumann machine
(e.g. a strict Turing machine part of the SIONOD class of architecture) and a presumably non-
von Neumann machine (e.g. a data-flow machine part of the OIONMD class of architecture),
there is a lot of varieties including superscalar, vector, array processors and so on, representing the
SIONMD class of architectures. In this large spectrum, there should be a point of reference, on
the left side of which we find the von Neumann machines, and on the right side of which, there
should be those machines qualified as non-von Neumann .
Based on our model, we can propose a precise definition of this point of reference (hence of a von
ihence the classification of this type of machine in a new class OIONMD, as proposed, in a first approach, in
Chapter E entitled Taxonomy.
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Neumann architecture) and represent it along the von Neumann line (as we propose to call it) as
depicted in Figure 37:
Figure 37: The von Neumann line
OIONMDSIONOD SIONSD SIONMDte/ta=1
von Neumann non-von NeumannTuring
machine
pure RISC
CISC
vector
superscalar
array processor
? ? ?
0
OIMNMD
In order to define the different points of this von Neumann line, let È3É be the time spent in the
engine Xc (i.e. along the Third Stream) and È3Ê the time spent in Xme (i.e. along the I-/D-Streams):
the ratio È3ÊËÈ3É defines the way the architecture is used:
± if Ì
´
È3ÉhË¥È3Ê
¹
´ÎÍ
, the architecture is used in a von Neumann way, meaning that a predomi-
nent part of the time is spent along the von Neumann bottleneck, resolving addresses and/or
indirections,
± if È3ÉhË¥È3Ê·
Í
, the architecture is used in a non-von Neumann manner, spending more times
to handle the name stream than the two other streams.
Proposal: Let us agree on a set of reference programsii so as to be able to state if an
architecture is von Neumann or not: depending on the way the given architecture
is being used by this reference set of programs.
Notes:
± To measure the activity along the Third Stream is equivalent to measure the activity along the
von Neumann bottleneck, hence to quantify how much von Neumann or non-von Neumann
, a given architecture can be qualified.
± This ratio can vary according to the program being considered. We then say that the given
architecture is von Neumann or not for the given program (or class of programs).
±
È3É depends on the characteristics of the Third Stream:
– the available latency,
iiWe strongly suggest that the derived version of LINPACK, respectively called Dynpack1 and Dynpack2, in Sec-
tion 14.3, be part of such a set.
14 PROPOSAL OF A YARDSTICK FOR A GENERALIZED MAPPING DEVICE 193
– the available bandwidth,
– the width of the data bus,
– the average number of operands and on the size of the data to be transferred per in-
struction,
– the caching mechanism,
– the number of available Xc,
– the depth of indirection,
– the pattern of references.
±
È3Ê depends on
– the size of the quantum of data processed (scalar or vector).
From such a definition, one can justly infer that the ratio È3ÊË¥È3É for a data-flow (OIONMD) class of
machine, could very well be inferior to 1 depending on the actual implementation. That is the point
made in Appendix E and for which we propose to complement the data-driven approach under a
new class OIMNMD of architecture, hence providing an actual non-von Neumann machine with
adequate value of the È3ÊË¥È3É to claim so.
14.3 Case Study: Indirected LINPACK
Introduction We have chosen LINPACK as a case study for the Pattern of References parameter;
it is indeed a well-known program measuring how caches and memory systems affect floating point
speed.
As a consequence, we intend to show the effect on performance of different complex data access
patterns. 3 (optionnally 4) benchmarks are run on each considered system:
1. Linpack: Standard, well-known, full Fortran LINPACK program
2. Dynpack1: Linpack-like program with 1 level of indirection. The pattern of indirection is
trivial (i.e. it matches the shape of locality of reference as defined in Figure 27 136 example
a) ). It simulates the direct access Ï'»SÐÑKÒh¾ ¹ Ï'»!Ð)Ó}ÔﬁÊÕÏ'»!ÐÖÑKÒh¾¾
3. Dynpack2: Linpack-like program with 1 level of indirection. The pattern of indirection is
more complex. It simulates a transposed access Ï'»!ÐÑdÒ¾ ¹ Ï'»!ÐaÓzÔﬁÊÕÏ'»×ÒÑÐd¾¾
4. Lpkopt: (When available) Standard LINPACK optimized for the specified machine.
The order of all involved matrices is 1000 with a leading dimension of 1001. The total number
of Floating Point Operations is Ø9ÙKÚ'ÛÜ ÝßÞ^àcá
Ø
¹pâwâã MFLOP. Relevant timing is taken from the
standard output of the programs under Total Time.
Appendix I reports the results of the different runs giving more details related to the hardware and
software used on each run.
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Irregularity Measurement From the resultsi in Appendix I, we have tried to approach a quan-
tification of irregularity. As detailed in previous Chapters, irregularity is a twofold phenomenon:
± the first aspect of irregularity is the Depth (or level) Of Indirection which is involved in
accessing data;
± the second aspect of irregularity is the way the data points are successively referenced (cf.
section on Pattern Of References page 73 for a detailed discussion of this matter, we have
named it Pattern Of References (or PofR for short)).
To measure irregularity, we have built up Dynpack1 to stress Depth Of Indirection and Dynpack2
to stress PofR. The first table of this section gives the impact on the given systems, of the Depth of
Indirection aspect of irregularity:
No Machine Architecture Frequency SuperScalarity Indirect. Impact on
Name Name (MHz) (a) effect SuperScalarity
2 CERNVM S/390-340 9.5 ns 9 1.8 0.20
8 FRCPN11 S/390-5XX 7.1 ns 9 1.8 0.20
9 RSIBM5 PowerPC 55 5 1.3 0.26
3 RSIBM1 PowerPC 66 5 1.7 0.34
1 RSIBM3 Power2 66 3 2.9 0.96
4 SP01 Power 62.5 1 2.0 2.00
5 PARCB Power 41.6 1 2.0 2.00
6 OAHU Power 25 1 2.0 2.00
7 ADULA SX/3 2.9 ns 8 18.5 2.30
Table 9: Indirection Effect/Sensitivity
1. (a) SuperScalarity: Potential maximum level of parallelism available on the given processor:
most of the time, the number of independent functional units available.
2. Indirection effect: Direct ratio of trivial level of indirection (Dynpack1) over basis Linpack.
This ratio is taken as incorporating only the additional level of indirection, with no (or quite
limited) effect due to cache, hence its name.
3. Impact on SuperScalarity: Direct ratio of Indirection effect over the SuperScalarity. It mea-
sures how affected is the internal parallelism of the architecture of the given system when
dealing with the Indirection effect.
We can notice that:
1. when the SuperScalarity is one, the Indirection effect shows that, whatever the Frequency
is, the overall performances are divided by two, which means that, on average, for each
instruction it takes two cycles, one to fetch the data and one to execute the very instruction.
It so prevents the RISC objective of one instruction per cycle, to be achieved;
iThe results of that Appendix would not have been possible without the skill and the friendship of two ancient
colleagues Claude Gue´rin and Michel Ro¨thlisberger, both from IBM.
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2. for pure RISC architecture (i.e. SuperScalarity at one), the smallest the Indirection effect,
the best the overall performance;
3. when the SuperScalarity is greater than one, the interesting measure is the Impact on Super-
Scalarity, showing how much the given architecture is affected by the Indirection effect in
’feeding’ its functional units;
4. for Superscalar architecture (i.e. SuperScalarity greater than one), the smallest the Impact
on SuperScalarity for a given system, the best it is to ’absorb’ the Indirection effect.
Overall, the Impact on SuperScalarity is the reflect of how efficient the given architecture is in han-
dling the traffic on the von Neumann bottleneck, in order to minimize its impact on the exploitation
of the available micro-parallelism; the smaller impact, the better.
The second table of this section gives the PofR effect as the measurement of the impact of the PofR
aspect of irregularity, on the caching mechanism for the given systems:
No Machine Architecture L1 cache PofR
Name Name Instr. Data effect
2 CERNVM S/390-340 6.8
8 FRCPN11 S/390-5xx 7.8
6 OAHU Power 8k 32k 17.0
9 RSIBM5 PowerPC
3 RSIBM1 PowerPC 32k 32k 17.2
4 SP01 Power 8k 32k 20.0
5 PARCB Power 8k 32k 20.9
10 SP01 Power 8k 256k 28.9
1 RSIBM3 Power2 8k 256k 41.3
7 ADULA SX/3 0K 64K 385
Table 10: PofR Effect
1. PofR Effect: direct ratio of transposed-like level of indirection (Dynpack2) over base Lin-
pack. This ratio is taken as incorporating the additional effect due to the way the Pattern
of References is stressing the cache (its size, its management, etc...), the smallest the best,
hence its name.
Irregularity Sensitivity In conclusion, irregularity measurement is made of two values (one for
the Depth Of Indirection, one for the Pattern Of References), the geometric mean of which gives
an overall Irregularity Sensitivity (the smaller, the better) for each of the considered systems when
handling irregular data;
These new parameters give an interesting insights into various machines and their architectures.
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No Machine Architecture Indir. PofR Irreg.
Name Name effect effect Sensitivity
2 CERNVM S/390-340 1.8 6.8 3.5
8 FRCPN11 S/390-5xx 1.8 7.8 3.7
3 RSIBM1 PowerPC 1.7 17.2 5.4
6 OAHU Power 2.0 17.0 5.8
5 PARCB Power 2.0 20.9 6.5
4 SP01 Power 2.0 28.9 7.6
1 RSIBM3 Power2 2.9 41.3 10.9
7 ADULA SX/3 18.5 385.0 84.4
Table 11: Irregularity Sensitivity
Reference [101], reproduced in the next Chapter, is introducing a qualitative (i.e. geometric) anal-
ysis of those two same facettes.
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14.4 Scalability ......
Scalability has been the biggest issue in Multiprocessing systems, also known as SMP (for Sy-
metric MultiProcessor in the Unix world). Indeed, when several processors are sharing a unique
memory with a unique instance of the operating system, serialisation can become so prevalent that
adding more processors does not increase the overall processing power. It even after a certain
threshold, tends to decrease it. Any update of common data or control block within the unique
memory is to be serialized, triggering a non negligeable penalty, even for these data or objects
which are not actually shared by the different SMP participating processors. This becomes even
worse when one considers that each SMP-participating processor has a data cache which has to be
maintained coherent with the data cache of the other processors. This has been the SMP challenge
for the past twenty years or so, which has lead to a lot of interesting techniques allowing these
kinds of systems to be scalable up to 8 or 10 processors ... but no more. This is what Figure 38
depicts on the curve marked ’SMP’.
number of processors512
SMP
328-10
available
processing
power
SP2
CF
Figure 38: Scalability: from the Coupling Facility to the SP2
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To go beyond this maximum of 8-10 processors, the IBM System/390 has introduced in the past
years, what is known as the Coupling Facility (CF for short)[100]. CF is a specialized permanent
(i.e. non-volatile) memory (also known in a more generalized vocabulary as a Structured Element
Storage) shared between the systems participating in what is called a Parallel Sysplex[100]. Each
system of the Parallel Sysplex can store objects to be shared into the CF. There are, for the time
being, three kinds of objects (called structures) possible in the CF: locks, lists and caches. These
structures can only be manipulated through high-level primitives, hiding their concrete represen-
tation, and providing an object-oriented look-alike approachi. The structures in the CF are there
because the systems know explictly that they are shared and are ready to pay the penalty of this
sharing in terms of performance. These structures are indeed segregated in the CF (from the mem-
ory of each of the systems) because they are shared. The objects, data, control blocks etc which
are not shared between the systems of the Parallel Sysplex, do not pay this penalty, leading to a far
better scalability growing today up to 32 systems, (as depicted on Figure 38 by the curveii marked
’CF’),
The approach taken by the CF is to alleviate the coupling factor curving the scalability of the over-
all configuration. We take it as an inspiration: segregate data to be shared in a specialized memory,
in the same way that Harvard caching structure has segregated data and instructions for the benefit
of the overall system performance.
Prolongating such a segregation, the IBM RISC/6000 Scalable Processor (more commonly known
as the SP2) implements what is called a Shared Nothing Architecture, where, indeed, nothing is
shared between the nodes of the configuration. Each node is an RISC/6000 system in all its char-
acteristics (processor, memory, operating system, hard disk, etc ..). Sharing nothing is certainly the
ultimate for scaling up .... but real politik dictactes that a means of communication exists between
each node of the configuration ... which is applied in the form of a switch fabric, known as the SP
Switch. The whole scalability aspect of such a configuration concentrates on the scalability of this
SP Switch, which has been evaluated as good for up to 920, (as depicted on Figure 38 by the curve
marked ’SP2’ii),
....... in the need of a qualitative valuation
As exemplified in the previous paragraph, actual practitioners are in the need of being able to val-
uate the scalability of a given architecture. The next Chapter tends to open a path in that direction
in order to be able to go beyond the initial famous ‘Search of Clusters’ of Gregory F. Pfister [131].
iThis is a fairly succinct description of a very sophisticaed system. Detailed description will be given in Chapter
7, entitled Taxonomy.
iiThis value is only the maximum supported, not the actual known maximum.
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14.5 SPECNames, QArch and Cypevonne
Having introduced a new engine, it is common practice to consider a yardstick to measure the
efficiency of its different implementations (SPECnames), its capacity to cope with a given von
Neumann traffic (Cypevonne), its suitability to handle a given architecture (QArch):
1. SPECnames: To prolongate the SPEC suite, one might consider to build a set of stable
programs that would shake the given N-Stream engine (or in its absence, the combination
of integer units and operating system functions that would kind of simulate it, i.e. what is
done today without N-Stream engine) for its intrinsic capacity of handling names in a given
configuration.
2. Cypevonne (or Cycles per von-Neumann) : a simple dot product of traffic frequencies and
traffic penalties, along the von Neumann bottleneck. Cypevonne is separable into three com-
ponents that account for the inherent work (the Turing machine as used in Chapter 15) pat-
tern of reference, the N-Stream engine along the von Neumann bottleneck and the memory
hierarchy of the given architecture, respectively.
3. QArch : To measure one system’s capability of handling names independently of the algo-
rithmic capability (SPECint, SPECfp) of the given processor.... which would potentially lead
to the same value for a machine at 500 MHz and one at 2GHz. This would be in the pursued
trends of a geometric characterization of Chapter 15 and would more reflect the architecture
itself than the N-Stream engine.
For such envisioned ways of measurement, the following functions should be sufficiently repre-
sented in the excercised set of programs:
ordering search in chain of control blocks.
ordering the Xc-code order äåæ§çSç exx to obtain the next name in the given space, based on the
ordering è structuring the space.
ordering/mapping proper combination of ordering and mapping interactions of the kind used in
Dynpack and reported in Chapter 15.
ordering/mapping typical usage of an OLAP query, or of program computing within a multidi-
mensional physics model defined to the N-Stream engine.
combining ghierarchy successive, intensive interrupts handling
combining g// context switching (process to process, thread to thread) or, its equivalent on the
D-Stream, when dynamically changing a mesh/grid.
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15 published paper: Computer Architecture vs. Turing Ma-
chine
Abstract
Computer Science has been developed around the concept of algorithm, such is the case of
the central computing automata known as processors and idealized as Turing Machines. On
the other hand, computer engineering has been developing a lot of technical ideas in order
to implement such a machine and mostly to optimize its usage of hardware resources. These
technical ingeniosities have collectively been called architecture. This study, conducted at the
Swiss Federal Institute of Technology, attempts to insert computer architecture along with the
algorithmic part handled by a Turing machine. From then on, some geometric elements are
exploited to relate the behavior of an algorithm (within a Turing machine) as relative to the
considered architecture. In so doing, we start to qualify the use, by an algorithm, of a computer
architecture. We are proposing a conjecture regarding the required capacity of an architecture
in order to absorb the irregularity in accessing data of a given algorithm.
This article intended to convey the initial geometric perspectives of our proposed model, is
published in the ACM Computer Architecture News, June 2003 [101].
15.1 Introduction
Let us first briefly review a Turing Machine as envisioned in Computer Engineering, then a ran-
dom access Turing machine to follow with an examination of how names could be handled in a
specific coupled device separately from a Turing Machine. From then on, we exploit our model to
geometrically qualify the behavior of an algorithm on different architectures.
15.2 A Turing machine ... in a SIOD architecture
We, first of all, want to stress the fact that what we call hereafter a Turing machine, is a material-
isation of what is ordinarily understood in Computer Science. In so doing, we take the idealized
Turing machine of Computer Science to use it in the context of Computer Engineering.
In such a context, a Turing machine with tape alphabet Y and input alphabet X is an abstract
construct made of a quadruple é ê
»ìë ÑìíÑî§ïÑî#ð¾ (79)
consisting of a finite set ë of states, a partial function, í ¸ ë°ñóòpô ëñòñõ¥ökÑì÷øÑùcú , the state
transition function, a start state îÕïcûë , and a stop state îÕð ûë where í»!îÕð5Ñü&¾ is undefined for
all y in Y.
From now on, we consider the computational capabilities of a Turing machine embedded as the
I-Stream of a SI ONO OD architecture (cf. Chapter taxo01). The existence of this SI ONO
OD architecture is totally transparent to the Turing machine. Otherwise stated, a Turing machine,
as classicaly understood in Computer Science, has been considered (despite its name) as a 0-
architecture machine.
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15.3 Random access Turing machine
Compared with a Turing machine, a random access Turing machine is less an abstract construct
made of a quintuple ý
É
é ê
»ëÑíÑîÕï#ÑîÕð5Ñ»½þcÑß ÑÑ
à
¾¾ (80)
consisting of
± the four elements »ìë Ñìí	 ÑîÕïÑî#ð¾ of a Turing machine, with the state transition function
being then defined as:
í	
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A
ý
É
é
is embedded in a SI ONO SD architecture, perceptible to the computational capabilities
inherent of a Turing machine, by the additional
± quadruple »½þcÑß wÑ'Ñ à ¾ which introduces a first level of indirection for respectively the I- and
D- streams, in the following manner:
– a program counter þ containing an integer identifying the tape square in input alphabet
X, of the instruction to be executed next,
– a set ß   of k registers »)÷ZïÑì÷
Á
Ñ×Ñì÷¥Ñ×Ñì÷
 
¾ ,
– a function  
 ÐaÐ , which denotes the current contents of tape square ii, (also known as the
valuation function in some early works formalizing the concept of computing[137], it is
equivalent to the classical memory access, where on a given set of lines, the processor
sends an address, to receive back its contents)
– a function à
 ÷ (or à
 þ ), which denotes the current content of register ÷ , respectively
þ , (also known as a dereference in C programming).
Each register ÷jûHß   contains an integer identifying a tape square (i.e. its address), which means
that tape (i.e. the memory) square can be accessed in a single step, either to fetch the instruction
to be executed next, or to fetch/store data to be handled. Contrary to the Turing machine, for
which elements of the tape have to be accessed sequentially, a random access Turing machine is
an extension to a Turing machine for which elements of the tape can be accessed randomly. For
the data part, such a random access capability can be embodied as a set »!÷jï#Ñì÷
Á
ÑﬀÂÑì÷ÑﬀÂÑì÷
 
¾ of
registers containing addresses, or more generally names.
Operands of classical instructions are expanded such as in add j, where j stands for a register
number, Ìﬁ¶Ò
´ﬃﬂ
which gives the following semantics for this instruction:
! " 
Òßô
à

÷jï#
¸Ł¹
à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Ý°à

÷ (82)
Two additional specific instructions are known by the
ý
É
é
: fetch and store with, for each of
them, j as operand. They have the following respective semantics:
$&%('*),+
Ò-ßô
à

÷jï#
¸Ł¹


Łà

÷ﬀ (83)
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;9>=DC
? (84)
Notes: such a definition
E introduces a new level of efficiency to the basic Turing machine now able to handle a ran-
dom access behavior of the running algorithm which means that its pattern of references to
the tape is mainly unpredictable. This indeed relates to the first approach of randomness
classified in reference [86] as the algorithmic unpredictability.
E assumes that a FHG(I is able to execute both
7
and
;
operations and to chain (i.e. compose)
them when necessary,
E complements the basic Turing machine I
– with the distinction between the I- and the D-Streams of the underlying architecture,
– with a level of indirection for both the I- and the D- streams,
– with the introduction of a third axis relative to names resolution handlded by functions
7J9LKMK
? and
;9>=
? or
;9>N
? as well as their possible chaining (i.e. compose).
15.4 Names ...
In computer science, names are given both to internal objects and to representations of external
objects. A terminal name is a name related to an internal object; it is used only to identify it. A
terminal name is what is used in direct addressing without further substitution. However, other
names exist, not directly related to any internal objects. These names are called non-terminal
names; they need further handling in order to become terminal, such is the main topics of this
thesis. In the context of the present study, the formalization of name handling in a computer
system is introduced, being either terminal names (e.g. direct addressing, as provided by a basic
Turing machine I ), or non-terminal names (e.g. indirect addressing, as handled through the set
O
=DC0P=RQPTSﬀSSﬀP#=

PTSﬀSSﬀP#=DUV
of registers, introduced in a random access Turing machine F,GWI ).
15.4.1 ... from a third axis
So far, computing essentially concentrated on algorithms and computer languages - along with
their syntaxes - in order to be able to describe these algorithms to a mechanical automaton.
Algorithms are meant as a set of successive steps, mostly understandable by human beings, to be
used in order to achieve an objective. This step-by-step description is typical of the reductionist
approach inherited from the ancient Greeks. The transition from one step to another can be dictated
(computer engineers often say ‘driven’) by following conditions: the finite set X of states, part of
the Turing machine; datum availability; a ‘clock step’ (e.g., a beat).
The former condition is typical of the computation described by the algorithm, the two latters are
inherent of the underlying architecture, respectively data-driven (class OI MD ) or control-driven
(class xI zD with x and z different from O ).
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Figure 39: The third axis
Programming is (still) an art, consisting of translating a given algorithm into something that is
called a program and is understandable by both a human being and an automaton.
A program is expressed in a language whose syntax defines the structure of expressions and de-
scribes the rules governing them. In the case of control-driven environments, such as the SIyNSD
or SIyNMD class of architectures, the syntax of programming languages allows sentences to be
processed along the time axis, each sentence representing a step of the original algorithm. In such
architectures, a reference beat is assumed to be available in order to coordinate the different steps,
and to provide, in a timely manner, results according to the original algorithm. For such envi-
ronments, the time axis and the syntactic axis spread out a plane, hereafter called the algorithmic
plane.
In Figure 1(a), the algorithm is represented as a plane made of two axes: the syntactic one and the
time one. As exploited in previous Chapters, we are now assuming that, in digital computers, there
could be another axis, dealing with the valuation of names. This newly identified axis is, in current
programming practices, commonly intermixed within the algorithmic plane. We propose to handle
it independently of the algorithmic plane; for this reason, we say that this new axis is orthogonal
to the plane expressing the very algorithm. Along this new axis, the names of the functions to be
carried out by a mechanical automaton, as well as the names of the data to be manipulated by the
given functions, are substituted into other names to finally be evaluated (i.e., to be given a value or
a content).
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15.5 acbedAf machine
is a pair gih
O
F,GWI
PjkV (85)
with
F,G(I being a random access Turing machine,
j
a name-handling device.
F,G(I is a quadruple
O
X
KPlmKP#nTC0PnomV
as previously defined.
j
is a quadruple ( XDG Pl G P#npCC*P#noo ) consisting of
E a finite set X a of architecture states,
E a partial function
l
Gq@
KMK"5
XDGsr
;Wtm=

PTSﬀSS<=uU,v
r
t*wxPyePzeP#{RvWP (86)
the a-state transition function,
E a start a-state
npCCD|
XDG , and
E a stop a-state
noo}|
XDG ,
where
l
G
O
nTooWPpt
F
PSﬀSSP
F
U,v,V
is undefined for all
t
F
PSSﬀSP
F
Umv
in
tm=

PTSﬀSS<=uU,v
.
F,G(I and
j
are coupled machines:
Intuitively,
j
is handling the names (i.e. the N-Stream), F,G(I focusing exclusively on the very
algorithm (i.e. the I- and D-Streams).
We assume that FHG(I is a random access Turing machine, and as such, elements of the tape can be
accessed randomly through a set
O
=DCP#=RQ~PSSﬀSP=

PSSﬀSP=DUV
of registers containing addresses, or more
generally names. However, in a Z machine, each time FHG(I tries to compose
7;u9=
? (as specified
in the semantics of the given instruction such as (82)), it instead composes
7;9=
? (87)
where

triggers the activation of
j
to transform/ map/ substitute the integer contained in
=
 (and
given by the dereference function ; ) unto a tape square (i.e. the address of an element on the tape)
as input to
7
function.
I and
j
are thus coupled through the registers by means of function

. The algorithm executing
in F,G(I has no means to know how
j
is finding the address of a tape element based on the name
contained in a register.
j
is transforming, based on the then current context/ environment, the
name contained in a register unto a tape square.
An environment is a composite mapping made of other mappings through a combining. Those
different mappings instruct
j
how to transform the names it finds in the registers unto addresses
of elements on the tape.
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15.6 Virtual tape in Lineland
An example of such a mapping can be a single transformation from the set of addresses of a virtual
tape  unto addresses of a real tape e , thus showing to the running algorithm, only a part of the
real tape , or presenting the elements of the real tape under a different order.
T[2] T[4] T[5] T[6]T[3]
&Ł ﬀ&	  &Ł ﬀ &Ł ﬀ &	 ﬀ&Ł ﬀ &Ł ﬀ
T[0] T[1]
which gives the following actual suite of elements processed by F,GWI from the tape e :
7
e
9
?
PJ7

9
?
P"7
e
9>
?
PJ7

9
?
PJ7
e
9
?
PSSﬀS (88)
which is a simple
7

9
O
;¡ V
? handled by
j
for each
7

9

? issued by F,GWI unto its virtual
tape  .
15.7 Some basics relative to a geometric view...virtual tape
Virtual Tape (also known as the concept of virtual memory), is a replacement of names (or a
substitution of names); indeed, a name belonging to virtual tape is substituted for a name belonging
to real tape. As introduced in paragraph Virtual tape in Lineland, a virtual tape (as viewed
by a Turing machine) is a simple 7 e 9R O ;¡ (V ? transformation handled by j for each 7  9  ?
issued by FHG(I unto its virtual tape  . This is depicted in Figure 1(b) where the considered
transformation f xlation is a mapping defined to (the name-handling device previously introduced
as) j by sentences such as
¢ £¥¤¦¨§*©/eª¬«®­ﬃ­¯­4°!±²° (89)
¢ £A¤¦§0©/eª¬«®­­´³
O¶µ

O
ª²;¸·eVV (90)
First NL/1 sentence prescribes to
j
that any name belonging to
°
 (a geometric model for Turing
machine ¹ must be mapped unto a name belonging of
°
 (equivalent to °  in the geometric world)
by means of mapping f xlation, itself (second NL/1 sentence) equivalent to the function y Oº V @
O
»
O
; (VV
.
It can be said that the composition of mapping f xlation with function 7 is expressed by the NL/1
sentence:
7x«¼­ﬃ­ﬃ­
O
7½P²¢ £A¤¦§0©/eª"V¾2/ (91)
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which means that function
7
in device
j
is overriden by the continuous execution of mapping
f xlation followed by function 7 for any attempt to access a tape square (i.e. a name in the geomet-
ric model) by any algorithm handled by the Turing machine.
In other words, virtual tape is embodied as a mapping substituting the name of an object (generally
a byte) by its position in real tape. This is quite a common mechanism and the elements it is han-
dling have nothing to do with either instructions or data, but very specifically with names. Though
quite simple in the case of virtual tape, the succession of names dynamically mapped constitutes
a name stream according to our model. Other, more elaborate, structured name streams have been
proposed [95]. Virtual storage is a first case to exemplify the Third Stream.
It is expressed in our model (and depicted in Figure 1(b)) through the following sentence, intu-
itively introduced here:
y ¿eÀ
GÁ
KMÂ

«Ã­¯­ﬃ­Ä°
F,Å0G
ÀPJ°JÆWK
FmÁ	ÇeG
À (92)
which means that the mapping f xlation transforms (i.e., maps) the space of names °"ÆÈK FmÁ	ÇeG À unto
the space of names
°
FHÅ0G
À
, itself valuated by a
7
function, a possible implementation of which is
detailed in Figure 2(a).
This step of our analysis allows us to point out that one classical aspect of the Third Stream resides
in its mappings. Actual implementation of f xlation can be made of different manners, one of which
being depicted in Figure 2(a) with the given combining ghierarchy being henceforth referenced as
gh f.
15.7.1 Memory hierarchy
A von Neumann machine embodies a hierarchy of memories according to ‘the hierarchic principle
for memory organs’ proposed in the original work of John von Neumann[169]. A hierarchy of
memories is depicted in Figure 2(b): A valuation function 7 is performed in order to access the
content of an address within the level 1 cache; if it is undefined (i.e., the content of the given
address is not located within the level 1 cache), a discontinuity is performed, the codomain of
which is another valuation function
7
, but this time, unto the level 2 cache; this achieves a more
complete modelling of the originally proposed von Neumann machine.
The memory hierarchy as depicted in Figure 2(b) can also represent, in a formal way, what
Skillicorn[158] introduced as an ‘intelligent device’:
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Figure 2: ghierarchy combinings
Similar to the valuation function
7
unto the level 1 cache, if the
7
unto the level 2 cache is unde-
fined, a discontinuity is handled, the codomain of which is a valuation function
7
unto the level
3 cache, generally the main memory. If this latter
7
unto the main memory is itself undefined,
a machine check is triggered, which is formalized as a discontinuity, the codomain of which is a
machine check handler, part of a cooperating operating system.
15.8 Data irregularities: a topological view
When considering data irregularities, we have to consider the dynamic aspect of things, so as com-
pared to Paragraph “Some basics relative to a geometric view”, which is considering a static/descriptive
view, we have, for irregularities, to geometrically deal with 3 spaces of names,
°
F,Å0G
À
,
°"ÆWK
F*Á	ÇG
À
,
and
°JÒÈÓ
Á	FHÅ0G
w
. This latter space of names is made up of the successive names that the program
references in order to access the successive data that is is computing.
Overall, space of names
°
FHÅ0G
À
is
E structured by the natural order Re, classical between integers,
E each of the names Rj, part of ° F,Å0G À , is characterized by a variable Mj, which can only
take one value out of m+1 possible ones, with m being the arity of gh
7
, the ghierarchy
combining making up the valuation function
7
.
Mj tends to characterize the way j is able to handle 7 for each name Rj of ° FHÅ0G À , (for
instance for a one-level cache) either: (1) directly from its cache, (2) from the memory, or
(3) it cannot valuate the given name Rj; there is an error.
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We are assuming the existence of a mechanism in gh
7
, supposedly intelligent, which tries
its best to figure out (a) what is the next Rj part of ° FHÅ0G À which will be referenced in the
near future (time locality), so to have it tagged with the Mj(1) attribute; (b) what are the best,
based on natural order Re, names Rj to be kept within the cache (space locality).
°"ÆWK
F*Á	ÇG
À
is
E also structured by the natural order Re, classical between integers,
E each of the names Vi, part of
°JÆWK
F*Á	ÇeG
À
, is characterized by a variable Ti, which can only
take one value out of t+1 possible ones with t being the arity of gh f, the ghierarchy
combining making up the f xlation mapping.
Ti tends to characterize the way
j
is able to handle
y ¿eÀ
GÁ
K&Â

for each name Vi of
°"ÆWK
F*Á	ÇG
À
,
(for instance for a one-level page table mapping) either: (1) directly from its Translate
Lookaside Buffer (TLB), (2) from page tables provided by the operating system in real
memory, or (3) it cannot proceed with the substitution of the given name Vi, Ti(3); there
is, what is commonly called, a page fault.
We are assuming the existence of a mechanism in gh f, supposedly intelligent, which tries
its best to figure out what are the best, based on natural order Re, names Vi to be kept within
the TLB along with their corresponding Rj.
As each name Vi is translated into a Rj, indirectly and by cumulative effect, we will consider
each name Vi as having a second (beyond Ti) attribute assigned to it, namely the Mj of its
corresponding Rj. Those 2 attributes (Ti, Mj) characterize each name Vi.
°JÒÈÓ
Á	F,Å0G
w
is
E structured by the non-total order Rx, which, by assumption, does not relate in any way
to natural order Re, classical between integers;
E Rx is, actually, the pattern of references with which a program successively reference
data that it computes. It would be equivalent to a trace of all the successive virtual
names referenced by the program as it run within space
°"ÆWK
F*Á	ÇeG
À
, that is why, it is a
priori unrelated to natural order Re, which is structuring this latter space.
E Rx can be, in case of irregularity, in counter effect to the conjunction of both gh 7 and
gh f, that is what we have quantified and are trying to qualify in the next paragraph.
15.8.1 Riemannian surface...architecture gender
Based on this perspective, each name Vi of
°JÆWK
FmÁ	ÇeG
À
, is characterized by 2 attributes, Ti and Mi.
We are so dealing with a multiform function
{
OMÔ
KV
B
O

KPÕÖ3ÈVzÂ
, where
z¨Â
is understood as the
composition of attribute Ti with attribute Mj according to the following table:
In case of a ’one-level table mapping, one-level cache’ architecture, w(Vi) is a 2-forms function
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Ti/Mj 1 2 3
1 1 1 and 2 1 and 3
2 2 and 1 2 2 and 3
3 3 and 1 3 and 2 2
Table 12:
zÂ
for a one-level table, one-level cache
with
{}
O

KV
B×
K
and
{¡
B
ÕÖ3
. The two feuillets (corresponding to {} and {¡ ) of the equivalent
Riemannian surface, have 3 points in common, e.g. the 3 subsets of names Vi for which Ti and Mj
have the same value. This leads to a 2-gender topological surface, representing w(Vi), hence the
geometric characteritics of the given architecture.
More generally, the topological surface expressing the qualitative approach of an architecture is of
a gender dependent upon some traits of the given architecture, as specified in the following table:
7
/
y ¿eÀ
G(Á
KMÂ

none one-level table ....
no cache 0 1 ...
one-level cache 1 2 ...
two-level cache 2 3 .....
Table 13: Architecture genders
We so introduce the concept of an architecture gender which geometrically characterizes its N-
Stream structure and is generally equal to the arity-1 of gh f plus the arity-1 of gh 7 .
15.9 Fractal nature of the I-Stream
References [65, 66] are dealing with the measure of the structural complexity of the underlying
software, (in our terms, with the shape of the I-Stream at the lowest (i.e. the name space °:Ø G ØTÙ Å
) level. The fractal nature, so encountered, corresponds to the time-scaled repartition of Mi(1)
and Mi(2) along names of space °"KÓ Á	FHÅ0G w . It varies from 1 (regular °"KÓ Á	F,Å0G w ) to 1.167 (some
irregular
°JK&Ó
Á	FHÅ0G
w ), to 1.25 (quite irregular °"KÓ Á	F,Å0G w ) and is conjectured as reflecting both the
algorithm and the underlying programming structure used to implement the algorithm.
By contrast, the effect we have measured is relative to the behaviour of the same code accessing
the very same data through quite different access structures, we are hence dealing with
°:ÒÈÓ
Á	FHÅ0G
w
(and not °JK&Ó Á	F,Å0G w ). While waiting for proper and specific measurements to be held, we are nev-
ertheless, assuming quite a similar fractal nature of the way data is accessed by the program. This
fractal dimension (i.e. irregularity) is reflecting the program behaviour in accessing the data, as
assumed by the existence of Rx. We are now trying to qualify the different exercised architec-
tures, in absorbing such data access irregularity, which potentially could be expressed as a fractal
dimension.
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15.10 From Linpack to Dynpack
This benchmark is intended to externally figure out the effect on performance of different complex
data access pattern (i.e. irregularities). Three benchmarks are run on each platform architecture:
1. Linpack: Standart, well-known, full Fortran LINPACK program
2. Dynpack1: Linpack-like program with 1 level of indirection. The pattern of indirection is
trivial. It simulates the direct access (x(i,j) = x(index(i,j))
3. Dynpack2: Linpack-like program with 1 level of indirection. The pattern of indirection is
more complex. It simulates a transposed access (x(i,j) = index (j,i) )
Order of all involved matrices is 1000 with leading dimension of 1001. The total number of
Floating Point Operation is Ú	ÛÜ"ÝÞ
¼;àß
Ú
Bâáá

MFLOP. Relevant timing is to be taken from
standart output of the programs under Total Time. The following paragraph I ‘Results’ reports
the resultsi of the different runs. The appendix provides more details related to the Hardware and
Software used on each run.
15.11 Results
No Machine Linpack Dynpack1 Dynpack2
O¶ãä2å
*æHç
äeå
V
O¶ãäeå
æ
ãäeå
*V
1 RSIBM3 7.6 22.2 313.9 3.0 14.0
2 CERNVM 24.6 44.9 168.6 1.8 3.7
3 RSIBM1 48.3 84.7 832.9 1.8 9.8
4 SP01 25.3 51.4 506.6 2.0 9.8
5 PARCB 36.8 73.7 769.4 2.0 10.4
6 OAHU 78.1 156.8 1332. 2.0 8.5
7 ADULA 40.6 847.3 20.8
8 FRCPN11 18.6 33.8 146.6 1.8 4.3
10 SP01 12.9 26.3 373.6 2.0 14.2
Table 14: CPU time in seconds
Columns:
ãä2å
*æHç
äeå
is the ratio, between columns Dynpack1 and Linpack, indicating the factor by which
the run is deteriorated by the introduction of a level of indirection.
ãä2å
æ
ãä2å

is the ratio, between columns Dynpack2 and Dynpack1, indicating the factor by
which the run is deteriorated by the transpose-like pattern of reference (i.e. irregularity) Rx.
iThese results would not have been possible without the skill and the friendship of two ancient colleagues Claude
Gue´rin and Michel Ro¨thlisberger, both, from IBM.
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15.12 Irregularity: a geometric view
From the previous results, we have tried to qualitatively approach irregularity: different classes of
architectures emerge, for which the exercised transpose-like irregularity can be absorbed by a
gender 3 architecture: factor of 4 such as IBM S/390-H2 and H5
gender 2 architecture: factor of 10-14 such as IBM Power, Power2, PowerPC
gender 1 architecture: factor of 20+ such as NEC SX/3
This leads us to the following:
15.13 Conjecture
The more the irregularity of °JÒ¨Ó Á	F,Å0G w expressed as Rx (potentially as a fractal di-
mension) is high, the higher the gender of a given architecture j must be in order
to absorb it.
along with a Lemma:
An architecture
j
is more adaptable to irregularity than architecture
jk
if j has a
gender superior than the one of jk .
15.14 Follow-on Service
The follow-on activities are, for now, being considered:
1. Recognizing that both varieties of pattern of references and data structures that have been
benchmarked in those first measurements are quite limited, a follow-on service is being
opened allowing one to measure his/her own data irregularity.
2. If the conjecture, we have proposed, holds true, it should become the basis for a predictive
tool that must be developed/excercised.
15.15 Conclusion
Computer Science has been developed around the concept of algorithm, such is the case of the
central computing automata known as processors and idealized as Turing Machines. On the other
hand, computer technology has been developing a lot of technical ideas in order to implement such
a machine and mostly to optimize its usage of hardware resources. These technical ingeniosities
have collectively been called architecture. This study, attempts to insert computer architecture
along with the algorithmic part handled by a Turing machine. From then on, some geometric
elements are exploited to relate the behavior of an algorithm (within a Turing machine) as relative
to the considered architecture. In so doing, we start to qualify the use, by an algorithm, of a
computer architecture. We proposed a conjecture regarding the required capacity of an architecture
in order to absorb the irregularity in accessing data of a given algorithm. A predictive tool could
follow-on this matter as well as the exploitation of Algebric Topology elements.
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15.16 Running conditions
RSIBM3 RS6000, Model 590, Power2 architecture, 66 Mhz, 256 MB memory, 8KB Instruction
Cache + 256 KB Data Cache, AIX version 3, XLF version 3.1, Compiler options: -O3
-qarch=pwr2 -qextname
CERNVM ES9000 Model H2, two-level cache, VM/XA, VS Fortran Version 2.5, Compiler Options:
(NOVEC OPT(3)
RSIBM1 RS6000, Model 250, PowerPC Architecture, 66 Mhz, 32 MB memory, 32 KB Instruction
Cache + 32 KB Data Cache, AIX version 3, XLF version 3.1, Compiler options: -O3
-qarch=ppc -qextname
SP01 RS6000, Model 370, SP1 node, Power Architecture, 62.5 Mhz, 128 MB memory, 8 KB
Instruction Cache + 32 KB Data Cache, Aix version 3, Xlf version 3.1, Compiler options:
-O3
PARCB RS6000, Model 550, Power architecture, 41.6 Mhz, 128 MB memory, 8 KB Intruction
Cache + 32 KB Data Cache, Aix version 3, xlf version 2.3, Compiler options: -O3 -
qextname
OAHU RS6000, Model 320, Power Architecture, 25 MHz, 64MB memory, 8 KB Instruction
Cache + 32 KB Data Cache, Aix version 3, xlf version 2.3, Compiler options :-O3 -
qextname,
ADULA SX3/Manno, (it is not easy to derive the CPU-to-memory bandwidth and/or structure
from the NEC documentation, apparently there is no cache system), f77sx compiler with
all defaults option (vector, opt, ... cannot specify NOVECTOR for LINPACK, doesn’t
vectorize for Dynpackx).
FRCPN11 ES 9000 - 952, Model H5, IN2P3, two-level cache, VM/XA, VS Fortran Version 2.5,
Compiler Options: (NOVEC OPT(3)
RSIBM5 RS6000, Model ..., PowerPC Architecture, one-level cache, Aix version 4.1, XLF version
3.1, Compiler options: -O3 -qarch=ppc -qextname
15 PUBLISHED PAPER: COMPUTER ARCHITECTURE VS. TURING MACHINE 214
16 A PROMISING MODEL 215
16 A promising model
We intend, in this Chapter, to show how our model and its engine are related to current architecture
requirements as well as how it has stretched some known techniques. We will then suggest po-
tential investigations that should follow the first steps taken by our project on this promising new
path.
16.1 Some thoughts on machines architectures
Following the recommandations of ‘Re´flexions sur l’architecture des machines et syste`mes infor-
matiques’, reference [143], one can expect:
E algebra
jw
of natural transformations to allow one to naturally discover guidelines in view
of the design of new machines,
E Names Language/1 to allow the definition of an architecture,
E the proposed engine to allow the definition of polymorphic systems,
E combining ”go” to allow the easy incorporation of the concept of hierarchy,
E the proposed model to provide the user with the necessary tools to define an environment
which fits as closely as possible to the applications,
E the category A2m of discontinuities to allow a precise definition of communications within
a hierarchy,
E the openness of the proposed model and its algebra A1n, to allow the definition of concepts
other than the hierarchial one.
Further studies should be conducted to confirm that our model is sufficient on these matters.
16.2 About Simplicity
16.2.1 Natural list of names
A formalization of computing has been proposed in references [139, 140], with the help of an
”Alge`bre de Fonctions” with which algorithmic concepts can be expressed.
è being the set of algorithms defined in the ”Alge`bre de Fonctions”, a concept of atomic objects
and of lists is introduced, then a natural list of names is defined:
O
G
KHP
G
K¨Pé0é0épP
G
K

V²Â
FHG
Ké0é0é¨| Ó
ÅTÁ
ÂHy

G
w
Å
Ócê (93)
This list is a natural list if and only if
ë
K|xß²P
O
G
KVìîíDï
B
O
G
K&VìîíDïàð (94)
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SUC being the successor operator, defined on the left on A and on the right on N.
A natural list of names is then
G
Kñ
 (95)
where n is the number of names in the list.
A name G
å
|òê
is a list pointer
O
G
KHPé0é0éTP
G
K

V
if
G
å
B¼G
Kîñ
 (96)
G
Kñ
óO
G
KPSSSﬀP
G
K

V (97)
16.2.2 Principle of simplicity
The principle of simplicity is related to the study of the injection ô ,
ôõ@
è÷ö ø
where:
EÖè is the set of algorithms
E P is the set of programs
ô is defined according to the principle of simplicity if the image-program P of any algorithm è is
obtained in applying ô to each component of the algorithm.
Actually, this is a word for word translation of the definition of a function. The definition of an
algorithm component is specified using rules which are building terms (functions) of the algebra
of functions.
The fact that ô be limited to the set of components of any algorithm leads to the definition of the
set of functions that the computer can carry out.
In reference [139], the consequences of these principles have been extended to the case where a
mechanical automaton is made of an execution unit associated with registers, whose names consti-
tute a finite list
çù
B
O
F
ùP
F
Pé0é0éP
F
nV (98)
The definition of the automaton is hence directly related to the rules proposed for the injection ô .
Clearly, the construction of ô is an act implying a free choice, the only constraint being the principle
of simplicity.
Rules ô being applied to the components of an algorithm, lead to the definition of the instructions
’understandable’ by the mechanical automaton.
Reference [139] implicitly contains the fact that the list L0 of register names is used by ô , which
means that we are dealing with a computer with addressable registers. On the other hand, if the
list L0 is used by the automaton of the instructions built by ô , we are dealing with an L0 stack
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computer.
Reference [138] gives details on the properties of such an automaton associated to rules ô .
Selection functions (cf. [139, 140] for the selection of an object from a list and rules ô which
are associated - if they are correctly chosen - make it possible to distinguish actions at the charge
of ô (described in rules description ô ) from the ones at charge of the mechanical automaton (the
instructions).
The following assumption is taken:
E If the algebra of functions is taken as a programming language, then the definition of a
mechanical automaton is contained in the definition of the compiler of the language targeted
for this given mechanical automaton.
This approach can be clearly applied to microprogramming and to micro-automatons.
This principle of simplicity described in [138] is one of the basic ingredients of our approach, and
we generalize this principle in keeping its main characteristic: simplicity.
16.2.3 Our model: continuity in the principle of simplicity
The proposed model is based on a minimum number of concept(s), namely on the single concept
of category (from the theory of the same name); in so doing we have followed the principle known
as Occam Razor (or parcimonia principle):
”Non sunt multiplicanda entia preater necessitatem”i
Indeed, starting with spaces, we just added - remaining within the category theory framework
- the functors category and then the algebra of natural transformations and its counterpart, the
discontinuities category.
From such an approach, one can expect an easy implementation of the the model into an engine,
for instance on the basis of a unique electronic circuitry implementing the category concept.
Injection ô , at the heart of the Simplicity Principle, is provided in the proposed model under the
general form of functors that can be manipulated by means of natural transformations of algebra
A1m.
16.3 Independence of the model
The proposed model affords a threefold independence applicative to both application programs and
operating systems:
E Independence on order:
– a morphism (hence a functor) is intrinsically isotonic
and
iA translation suggested by an expert in latin, could be:
”Entities shouldn’t be multiplied beyond what is strictly necessary”
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– isotony is also ”carried over” by natural transformations and discontinuities.
E Independence on indexing: in the proposed model, names handling is carried out by the
engine in the unified form of functors. Any indexing is so extracted from programs as pro-
cessed by the mechanical automaton.
The von Neumann bottleneck is thus handled by our model: names being processed by the
proposed engine ”beside” the von Neumann (mechanical) automaton itself.
E Independence on access: any control or access synchronization to names is imbedded in the
proposed model through the very existence of functors:
– The way access to names is handled is hence intrinsic to the model.
– Application programs do not have to invoke access control or synchronization mecha-
nisms to names, they are by definition imbedded in functors.
– Access control or synchronization mechanisms to names being handled by the proposed
engine, any operating system is independent of the names location, in consequence the
very same model can be used for resources sharing between operating systems, like in
the Structured Element Storage of the IBM Coupling Facility [100].
16.4 Stretching known techniques
16.4.1 ”Alge`bre des fonctions”
Valuation function
7
of the ”Alge`bre des fonctions” [137] is generalized under the form of functors
that can be manipulated by means of natural transformations of algebra A1m.
16.4.2 From STRETCH
Our model further stretches the STRETCH computer structure by providing a programmable I-unit
which can be implemented as a set of parallel units. The departure from the STRETCH computer
structure relies also on a new cache architecture.
16.4.3 A major step along the RISC path...
As already mentionned, RISC technology initially characterised by a large set of registers to keep
the data close to the pipeline, has evolved towards cache designs. Our model takes a radical step
forward, in complementing RISC technology with an actual way of handling a great variety of
patterns of references, intrinsic to complex structured data (i.e. irregular).
16.5 Possible contributions of our model to current programming models
Some trends or limitations of some existing programming models are well identified. We review
in this section, how our model should allow to circumvent or pass over such limitations, further
studies being necessary to know exactly what the actual potential could be.
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16.5.1 Programming without label
The proposed model allows one to generally define a process (or a program) as an environment
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that can be composed with itself as many times as needed through combining
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We notice that the way one can control the internal recurrence(s) of a program is to externalize it,
which is the primary objective of programming without label and/or without GOTO, and leads us to
a Functional Programming form of expression, hence to the implementation of a Ma˜go-machine.
16.5.2 Functional Programming
In the area of names manipulation, indexing is one of the most penalizing mechanism in terms of
dependence and of performance:
An index is a duplicate name for a given name, which conceptually creates from the very beginning
a dependence.
As regards the performance aspect of indexing, we cannot add anything beyond that which we
have already mentionned in section 1.5.4 page 43, on the lecture of J. Backus.
Programming languages as well as conventional computers are mainly derived from the same in-
tellectual approach: The von Neumann computer and its von Neuman bottleneck as Backus coined
the term, noticing that:
”A large part of the traffic in the bottleneck is actually not so much data rather than names of data,
along with operations and other information provided to build these names”.
This bottleneck is the source of many problems, indexing being the most typical approach of that
programming technique:
the automaton is using a name which itself contains a name which itself contains a
name which ... .... a name which contains the data.
To solve this bottleneck problem (exemplified by indexing) Backus proposed to consider another
programming language and to introduce a ”Functional Language” he called FP following F. H.
Raymond [137]-[142] works, but independently of these.
Introducing programming languages such as FP or an algebra of functions, is also incompatible
with the currently used programming languages (COBOL, FORTRAN, ...).
To summarize, Backus with great talent, pointed to the case of the von Neumann bottleneck and
proposed FP as a solution, but as soon as one tries to implement it, the same problems surface, as
we show in the following paragraph.
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From Assignment exemption to necessary History! In the same way structured programming
tried to free procedural programming from any GOTO-label, one of the goals of functional pro-
gramming has been to free structured programming from any variables assignment!
é0é0éHé0é0é
But the
designers of functional programming languages have been faced with two sometimes conflicting
goals: programmer convenience and semantic simplicity. For example, it is convenient to treat
I/O operations as primitive ”functions” with side effects, but doing so destroys referential trans-
parency. John H. Williams has underlined this very fact in reference [173]. After recalling the
different primitive operations and notations embodied in FP and FP84, ”Functional Language”
(FL) is introduced as an example of the convenient approach to including I/O, with some (though
limited to a particular component) side-effects.
All programs map a pair:
O
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.
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The first element is an ordinary object obj and the second hist, a history. The element history is a
specialized object that encodes the status of all the I/O devices and the permanent file system, and
is overall the path necessary to access the data.
All of the FP primitives proposed in reference [16] are included in FL and are completely in-
dependent of the history. Nevertheless, when implementation is concerned, reality dictates the
introduction of a history, as an element paired with an object. This is in contradiction with the
ambitious assumptions taken by Backus [16] and we include this fact as a requirement for our
project.
Complement to FP The model we are proposing allows one to avoid a dependency on indexing
in considering exclusively names processing, separately or orthogonally from ”classical process-
ing”. In that way, the proposed model appears as a complement to the algebra of functions ([137]-
[138]) while remaining compatible with the ”classical” languages such as COBOL or FORTRAN.
Our model should also fix the problem John W. Williams had when violating FP pure approach,
reality dictating the introduction of an element hist to form a pair with obj [173]. This element
hist could be orthogonally handled by our model, without any longer violating FP purest approach.
16.5.3 Dataflow machines
The dataflow approach pursued at the MIT Laboratory for Computer Science, is a radical departure
from the von Neumann approach. Within the scope of this project, it is assumed that von Neumann
architectures have fundamental characteristics that preclude extending them to a parallel environ-
ment. First they exhibit an intolerance for high memory latencies which are inevitable in a parallel
machine, and second, they do not provide fast synchronization mechanisms. It is also assumed
that basing the parallel programming model on sequential languages significantly complicates the
compiling process and cannot lead to efficient utilization of parallel machine. These assumptions
are explored in reference [12].
In the approach taken at MIT, a high-level language is treated first. It is named Id and embodies
an implicit parallelism in its operational semantics. Programs in Id are compiled into Dataflow
Graphs, which constitute a parallel machine language. Finally, Dataflow Graphs are encoded and
executed on the Tagged-Token Dataflow Architecture (TTDA), a machine that abandons completely
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the Program Counter-based sequential scheduling of instructions in von Neumann machines in fa-
vor of a purely data-driven scheduling.
A dataflow graph consists of Operators (or instructions) connected by directed Arcs that represent
data-dependencies between the operators. Each operator may have one or more input and output
arcs. Data values between operators are carried on Tokens which are said to flow along the arcs. In
a dataflow machine, this is represented by including a destination in the token, that is, the address
of the instruction (operator) at the end of the arc.
An operator is ready to fire (i.e. execute) when there are tokens on all its input arcs. Firing an
operator involves consuming all its input tokens, performing the designated operation based on the
values carried on the tokens, and producing a result token on each output arc. Tokens on the differ-
ent arcs carry only a descriptor (or pointer) to the I-Structure itself which resides in a separate area
called I-structure storage. This I-structure storage is the place where arrays are allocated, data are
fetched from, values are assigned, etc... Proper primitives have been designed to manipulate these
I-structures in, out and within their storage. An operator is represented in the following manner:
Opcode
.  .  .
Destination s’1
Literal/Constant
Destination s’n
Figure 40: Dataflow representation of an operator
An I-structure element is a memory module with a controler that handles I-structure read and write
requests, as well as requests to initalize the storage.
Overall, such a dataflow machine is showing better parallelism, being fully data-driven .... but
the access to data and specifically irregular data suffers from all the same difficulties, as in a von
Neumann machine architecture.
Complement to the Dataflow machines Our model allows access to the I-sorage of dataflow
machines in a transparent (i.e. orthogonally) and parallel manner, thus complementing a pure
OIONMD data-driven approach, by a pure orthogonal names-driven approach, leading to an
OIMNMD class of architecture.
16.5.4 High Performance Fortran formal description
Exploiting NL/1 for architecture description a formal description of High Performance Fortran
(HPF for short) can also be given: Two arrays with an ordering structure mblock, handled by a
FORTRAN program, can be described as:
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and structured by an ordering, with x and y being some parameters defining their attributes.
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which is used to define the granularity with which the arrays defined by (105) and (106), are
decomposed in perspective of their distribution.
The combining gcat:
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allows the creation of a template and place the two arrays 1earr1 and 1earr2 defined by (105) and
(106) in relation to one another:
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Virtual and real processor configurations are respectively describedi as:
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They can then be used to distribute the array 1earray (109) according to its ordering structure
mblock defined by (107), into the different processors gathered in space ° vconf - defined by (110)
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itself mapped into space
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which maps the virtual processor configuration unto the real processor configuration.
High Performance Fortran is activated by the combining goi
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16.5.5 A new data-parallel paradigm: toward a threefold HPF
What our model introduces is the exploitation of a new engine, equivalent to a ’programmable
I-unit’ within the scope of the data-parallel paradigm. In so doing it introduces the exploitation of
a third stream, complementing the data-driven approach of HPF in which data and instructions are
deeply segregated. It should hence allow names to be handled/distributed in an orthogonal manner,
leading to a threefold HPF able to naturally handle irregular data. Indeed, providing a way to
express data locality (or more accurately Pattern of References) our model complements the data
parallel paradigm of MIxNMD parallel systems. This should allow HPF to provide the necessary
syntax for the user to express the way data are structured and/or referenced.
iIt is assumed in this description that the ordering morder and the combining go are embodied in the available
engine.
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16.5.6 From Spaghetti to Structured to Orthogonal
Programming technics have benefited from the Bo¨hm and Jacopini theorem, going from so-called
Spaghetti programming to Structured programming, (relying more on the D-Stream structure,
hence being more data-driven). The same way, one can expect to enhance programming technics
by separating (we used the term ’orthognal’) Names handling from the very core of the Algorithm.
16.6 Bridging the gaps
In quite a concrete way, the model developed as part of this study at the Universite´ de Gene`ve,
allows us to envision a data-driven parallel environment having less discontinuities (also called
’bubbles’) in pipelines technics. This model which can enhance processor of different kinds: CISC,
Vector, RISC, Superscalar, VLIW, or MPP, looks to generally address what is known as High
Performance Computing (HPC) requirements, while providing its benefits to any context handling
large structures of indexes, such as Relational Data Base Manager, inversed files implementation
or more recently ’and in a more stressed way’ multi-dimensional Data Base Manager, etc ... Our
model should indeed help bridging the different gaps found in a computer system and that have
been the quite constant concern of computer designers for the past decades. Such gaps are depicted
in Figure 16.6:
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Xc:   newly proposed engine 
Memory
DASD
I-cache
D-cache
CISC
HLL
semantic gap
semantic gap
memory gap
I/O gap
Xc
Memory
communication gap
node A
node B
AI
RISC
Xme
N-cache
3rd str. 
3rd str. 
Xme: mechanical (algorithmic) automaton
Figure 41: Architecture: bridging the gaps
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Those gaps are:
# The semantic gap characterized by the semantic difference between High Level Languages
and the available insutruction set, difference which has been stretched by the RISC technol-
ogy .... and bridged by compiling technics. In both CISC and RISC environments, this gap
has traditionally been reduced by:
1. superscalar structures developed in the RISC technology,
2. vector facilities in CISC environments.
Artificial Intelligence (AI) technics are, in most cases, so far fetched, semantically speaking,
from current processors that nothing have been attempted in order to bridge that gap (beyond
the so-called Vth Generation project highly visible in its own time).
# The memory gap, located between processor and memory, is one of our main topics. Several
technics have been used in the past in order to bridge it:
1. To enlarge addressing (from 8 to 16 to 32 to 64 bits), has been one of the typical way
to do.
2. Larger and larger caching mechanisms, either as Princeton or Harvard structures, have
been the other classical way.
3. To increase the number of registers in a RISC environment.
# The I/O gap has been handled in different ways:
1. The IBM System/360 architecture has introduced Channel Command Words (CCWs)
to control I/O operations and their sequences [5]. Later, as the architecture evolved,
an indirect addressing scheme called Indirect Data Addressing Word (IDAW), allowed
one CCW to reference non-contiguous pages in central memory. Solving one point, it
has stressed however a little more the I/O gap.
2. single-level store machines, such as the IBM System/38, allow the programmers to get
rid of accessing data in files: data is directly accessible, in a simple way, in the virtual
addressing available. This contributes in bridging the I/O gap.
3. RISC workstations as well as PCs have, most of the time, ports or out interrupts
through which I/O operations are handled.
The I/O gap is gigantic for both environments.
4. More recent architectures, such as the RISC/6000 SP, offer parallel file systems.
MPI-2 specifications [118] are, in fact, a standard generalizing a set of equivalent func-
tions known as MPI-I/O.
# The communication gap between multiprocessors, parallel processors or clusters (hence
called ’communication gap’) has been handled in different ways:
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1. Libraries, such as the Message Passing Interface (MPI) standard, have tried to bridge
that gap in providing functions far more sophisticated than the simple primitives send/receive.
2. Non-Uniform Access to Memory (NUMA) is another attempt to bridge (and/or hide)
that gap.
3. We can also mention High Performance Fortran (HPF) which contributed, in its own
way, to bridge the communication gap in allowing data distribution on nodes, actual
computing being only done based on data locality.
Thanks to both the parametrizable N-Stream and the N-cache, the proposed model has so far helped
us in bridging the memory gap. The possibility to parametrize the third stream is likely to signifi-
cantly narrow the semantic gap. Further studies should be carried out to cope with the largest part
of this semantic gap, as it appears in AI processing and algebraic systems.
It is also expected that our model should help addressing the I/O as well as the multiprocessor
communication gaps. Studies should be started in those directions.
Finally, the algebra of combinings can be replaced by a logic of the first order, which then pro-
vides a general framework allowing the definition in a homogeneous manner of both architecture
and symbol processing (whether IA or algebric systems) as well as to relate classical, imperative
processing with symbol, declarative processing, hence .... bridging the gap.
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16.7 Further studies
This project has opened up new computer designs that need to be investigated, such as:
$ Symbolic processors: OIMNOD,
$ non-von Neumann data-flow machines: OIMNMD,
$ non-von Neumann graph reduction machines: MIMNOD,
$ non-von Neumann SISD machines: SIMNSD,
$ non-von Neumann SIMD machines: SIMNMD,
$ self-modifying architecture machines.
Further analysis could also be considered in applying our model in order to narrow the:
$ semantic gap,
$ I/O gap,
$ communication gap,
as well as the:
$ memory extremity of the memory gap.
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16.8 N-Stream exploration, a road map
The overall activities that can be triggered out of this initial study can be split in several sectors as
depicted in Figure 42.
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Figure 42: Roadmap toward an N-stream engine
The different sectors of follow-on activities can be split as depicted from left to right in Figure 42):
Some activities regarding the enhancement of digital processing embodied in general servers:
Computer Architecture per se: the proposed engine can be exploited and taylored in view of
developing new technologies in computer architecture, emulation and virtualization; such a
realm of research and development would most likely deal with instructions names, layered
structures in order to integrate within the machine, classical operating system responsabili-
ties such as:
$ binding a program,
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$ data sets cataloging, hierarchical directories,
$ system managed storage,
$ binding, dynamic or late,
$ generalized capability-based approach,
$ encapsulation,
$ object persistence,
$ non-uniform memory access
$ etc ...
Multidimensional Data Base: the OLAP approach for a database manager provides great us-
abilities advantage while introducing a huge manipulation of pointers; classical handling of
such a gigantic pointers management generally doubles the computing capacity required;
the proposed engine, properly defined and taylored, should help to substantially alleviate
multi-dimensional data view handling.
Some others concerning more scientific and technical usage of digital computing:
Data provider/sharing: the E/B ratio dictates that proper data feeding of the mechanical engine is
key for exploiting highly cadenced chips; end user should be given more direct access for
tayloring the proposed engine;
$ access of objects in a piece of shared storage,
$ heavy pressure on memory access such as triggered by pattern discoveries,
$ generalized assist for libraries of the type of STL in C++,
$ prepare data for parallel NIC engines;
Chapter 13, regarding the Paradys scalable infrastructure is a first step in that direction.
High Level Language support: for long, physicists, engineers and scientists in general, have been
missing architecture feature that are closed to the physics model they are using; beyond high-
level languages features made available to programmers, the compiler has, so far, be limited
in implementing physics model implied by the HLL source, and hence limited (if not pro-
hibited) the computing of models implying dynamic mesh/grid manipulation during the very
run due to dynamic structured data such as in fluid dynamics. Mesh or grid dynamically de-
fined and handled by the proposed engine should open new exploration in natural phenomena
simulation.
Finally, some totally new form of electronic devices usage:
New Analog Engine exploration: starting with Cantor, followed by Einstein and then Go¨del, a
new aspect of reality is being disclosed, that cannot be handled by the algorithmic mechani-
cal way with which digital computing has, so far, been conceived and/or used. The proposed
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engine, orthogonal to the classical way of handling questions, is proposed as the good start-
ing point to explore this new path, in being developed as a device analog to the reality as
successively unveiled by such gifted visionnaries.
16.9 Overall framework
The proposed formalization provides an overall framework, depicted in Figure 43 and hereafter
commented from left to right:
$ The real world is made of objects upon which algorithms are applied.
$ Programming is the art of translating algorithms into programs. These latters are able to me-
chanically carry out operations on representations (within the computer) of external objects.
The program and the representation of external objects along with the computer resources,
constitute the Programming model. That which our model introduces is a formal way of
describing, in an orthogonal manner (as represented in Figure 43) the architecture, made of
morphisms, functors, natural transformations and discontinuities.
$ The Programming model and the Architecture are implemented respectively into the Com-
puting Model and the Third Stream.
– Programs are translated into the I-Stream by the successive help of compilation, linkedit
and run CLR (Compile, Link, Run).
– The representations of external objects are accessed in the computing model by the
D-Stream(s).
– The model we introduced, has a counterpart of the concept of architecture in the Com-
puting Model, this is the N-Stream(s) (or Third Stream(s)), which is its implementation,
and is made up of orderings, mappings, combinings and discontinuities.
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Figure 43: Overall framework
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16.10 Names orthogonality: towards Shapeware
The fundamental design principles for a digital computing system were first formulated by von
Neumann in the late 1940’s, for a specific numerical calculation. This calculation required the
ability to multiply, add and substract; the ability to alter the calculation based upon intermediate
results; and the ability to accept data from a source external to the system and emit data in a
humanly readable form.
In the early years, the system was referred to as a Calculator. Then businesses employed the digital
computing system as a Data Processor. Still, the basic skeleton of the computing system remained
unchanged.
Our model, departing significantly from the von Neumann skeleton, opens up a third new type of
digital computing system, able to adapt its architecture as well as to handle symbol processing; it
might help develop what could be called a Name or Shape Processor.
The proposed model allows one to handle names available to the user of a computer in a simple
and natural manner: without over-imposing an additional structure due to some constraints of
implementation. It has allowed the design of a new type of automaton, coined Xc, the interface of
which has been described, at a level sufficient for a programmer (or a compiler writer) to use it, the
same way the Principle of Operations for the IBM System/390 [71], the PowerPC Architecture [75]
or The SPARC Architecture Manual [164] are sufficient descriptions for programmers or compiler
writers to exploit the respective mechanical (i.e. algorithmic) automata.
At the same time, this model is providing a basis for an advanced language of names that leads to a
total independence between programs on the one hand and the implementation of names in a given
machine, on the other.
One other advantage of this model is that it provides a basis to reason about names, their properties
and the way they are articulated together.
Finally, the proposed model allows one to evaluate current ways to manage names as well as their
different implementations.
All these facets of our model are like opening a new path, located just between Hardware and
Software, a path along which things (i.e. names) are considered in a geometric point of view; it
might become known as Shapeware.
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16.11 In search of a new form of analog engine
The results of our study are encouraging signposts that should stimulate the building up of an
engine addressing current situations facing fluid dynamics engineers, high-energy physicists, and
the like ..., who are in the urgent need to have their model represented and taylored directly in the
computer architecture (and not only at the programming language level) in order to dynamically
(i.e. during the very run) change their mesh/grid.
More generally, the proposed engine should help any engineer/physicist to have, in the machine,
the data accessible the way they actually are in the respective model, and no longer according to
the 1D linear flat way of current memory addressing scheme.
Western sciences, in its past 120 years search for description of reality, has been the place of
several major paradigm shifts. Two of them have had our attention in conjunction with a possible
long term evolution of the proposed engine:
$ Georg Cantor initiated a serious study of infinite sets[29]. Beyond the transfinite arithmetic,
he mostly showed that not all transfinite numbers are of the same size, e.g. the same order of
magnitude. Infinite sets that can be put into a one-to-one correspondence with the natural,
or counting, numbers are the smallest inifinite sets. There are said to be denumerable, or
countable, infinite sets and Cantor symbolized them with 45 . For large transfinite numbers,
he used the symbols 4ﬀ6874:9;784<=7=>?>@>?> This one-to-one correspondence (a mapping in the terms
of this document), that Cantor used to characterize transfinite numbers, is a new tool in
mathematics that has since been called diagonalization.
Kurt Go¨del continued on the path opened by Georg Cantor, and showed that Hilbert’s system
cannot be both consistent and complete[51]. Such a system is then called incomplete and
the question of consistency is called undecidable. Go¨del’s work lead to pinpoint the fact that
there are non-algorithmic (i.e. non-computable in the algorithmic plane) things. That there
are things not accessible by algorithms has been quite a difficult fact to swallow for western
minds so accustomed to the inheritance of the ancient Greeks.
Random number generators have been a classical topics of its own kind, specially since
the end of World War II, among High Energy Physicists. Quantum mechanics has shown
random numbers that cannot be produced by any algorithm (which is of no great surprise
after Go¨del’s contribution), and their most recent classification can be found in Reference
[86].
$ Based on the geometric ideas introduced by B. Riemann and the tensor calculus built up
by G. Ricci, Albert Einstein[37] is recognized to have shaken our framework, by introduc-
ing, among a lot of other things, the fact that we are in a space-time (possibly) continuum.
His approach has been intensely developed, specially in cosmology, and researchers, such
as Thibault Damour[32], have shown great skills to develop tensors of many kinds in or-
der to model space-time shapes. Others tried to follow this trend of thoughts and recently
(cf. Reference [105]) showed that Newton equations can be transformed into a Schro¨dinger
equations using covariant transformations.
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The diagonalization method of proof, non-computable processes, random numbers, tensors of the
orthogonal space-time, covariant transformations of physics equations, .... and possibly other
aspects of reality, lead one to wish of having a tool able to model/mimic such aspects which are,
by nature, orthogonal to the algorithmic plane that computers up to now provided.
If such a tool/engine ever exists, it should be on the same axis as the generalized mapping device
proposed in this document and is likely to be a new form of analog device. Otherwise stated,
developing an actual hardware device based on the proposed model, (of course, should firstly
help enhance the way the N-Stream is handled in current computers - and so continue to have
the current economic system exchange more money-), but it might also be the modest basis from
which to analyze/define/refine primitives necessary to simulate/model such aspects of the reality
as expressed several thousand years ago by an afflicted:
The heavens are the work of your hands
they will perish but you remain.
Indeed, they will all grow old like a garment,
like a cloak, you will fold them up
and they will be changed.
as reported in Psalm 102.
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17 Appendices
A Paradigme Project: 1993
At the beginning of this study, was a project called Paradigme the document of which was pub-
lished in 1993 and is incorporated in the following pages in its entirety for completeness.
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DESCRIPTION
 A General Device for Dynamically Handling Names of
Data, Instructions, Symbols and Numerics
in a Computing Environment
TECHNICAL FIELD
The present model concerns a method and an apparatus for preparing data, in particular non-trivially structured data, in order
to facilitate efficient and fast processing of these data in a computing environment.
BACKGROUND OF THE MODEL
Conventional computer systems, known as von Neumann machines, typically relies on a single processing unit, called CPU
(Central Processing Unit), to perform processing functions, as well as on a memory and a connection tube that can transmit a
single word between the CPU and the memory. Source code programs written for those computers were translated into a
sequence of machine instructions which were then executed one-by-one by the CPU. Where repetitive sequences of steps
exist in an original program, the single processor takes up each instruction, one at a time, and repeats those same instructions
several times. The task of a program is to change the contents of said memory in some major way. This task must entirely be
accomplished by pumping single words back and forth through the connection tube. Since this tube is the limiting factor, as
far as performance of the whole computer system is concerned, it has been called the von Neumann bottleneck by John
Backus. These kinds of von Neumann machines are, inherently, not suited for today's computational tasks such as High
Performance Computing (HPC) requiring millions of floating point operations per second, along with the needed access to
data. Even a conventional system boosted by an additional arithmetic processor, designed to process special tasks in parallel
to the CPU, does not meet today's requirements. As John Backus underlined in his famous '77 ACM Award Lecture:
'Ironically, a large part of the traffic in the bottleneck is not useful data but merely names of data, as well as operations and
data used only to compute such names'. It must be noticed that such an irony  (to take John Backus' term) was not
foreseen by John Von Neumann, who, in his last document
The Computer and the Brain  published after his death, was describing 'the principle of direct addressing' as used in
all existing machines in a totally prevalent manner. There is no mention whatsoever of something else or in any manner of a
more elaborated adressing scheme.
Since the famous '77 ACM Award Lecture of John Backus, there has been a great demand for improving There is a great
demand for improving these kinds of conventional computers and specially the traffic in their von Neumann bottlenecks.
Various systems, herein referred to as parallel processing systems or parallel processing environments, are known to employ
several processors, or processing units, operating in parallel. Two different basic concepts for parallel processing have been
developed called single-instruction multiple-data (SlMD) machines and multiple-instructions multiple-data (MIMD) machines.
The formers are very often implemented under the form of a Vector Facility (VF). A VF has merely introduced the
enhancement of having the set of multiple and simply structured data referenced under a global name for a given instruction.
This has achieved some boosting in performance that HPC High Performance Computing (HPC) has so far exploited for
simply structured data. The demand is still pending for more complex structured data.
The most current kind of parallel systems are MIMD based. The traffic in the von Neumann bottleneck of those MIMD have
not yet been addressed and is still suffering of its inherent penalty. Broadly speaking there are four major paradigms in
MIMD structures: shared-memory (KSR, Sequent), explicit message-passing (MPI) permanent objects memory (Coupling
Facility) and data parallel (CM2, HPF). Each MIMD paradigm had benefited of an effort of standardization, each may exist
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independently, but .. none of the four has emerged as the way to go; except among the end users community, among whom
data parallel paradigm - mostly under the form of High Performance Fortran (HPF) - is appearing to have the preference,
mainly in terms of usability, applicability and portability. The success of the HPF Forum - a key factor for the acceptance of
the data parallel paradigm - has already been a great example of opened cooperation. The availability of Connection
Machines (either Model 2 or Model 5) has given a concrete case for proving this paradigm, for which the end user has only
to worry about parallelism and data locality.
On the other hand,
1. explicit message-passing is too low level a paradigm compares with the data-parallel one (somehow similar to assembly
language when compared with High Level Languages)
2. shared-memory, though quite as usable as the data-parallel paradigm, has suffered of high latency distributed systems as
well as not easily addressing the locality of data.
3. permanent objects memory has so far only been exploited by a propriatory operating systems.
Overall, data-parallel appears, for the time being, as the most promising MIMD paradigm.
While the two parallel processing systems (SIMD and MIMD) have provided for a manifold increase of operations per
second, the programming, and data access have still to be improved in order to optimize the whole system. These machines
have, due to their design constraints, similar limitations as the classical von Neumann machine though with some notorious
departure from its intrinsic structure.
There is still a great demand for improved multiprocessor and parallel processing
Parallel systems or RISC technology - even expanded to Superscalar and even in the future to some kind of VLIW - are still
to address a greater demand for improved processing environments in HPC. Typical applications in High Energy Physics
(HEP), Computational Fluid Dynamics, Flow simulation, Finite Elements methods, Structure Analysis, Weather forecast,
etc... require about 50% of the total processing time for indirections, and 50% for the actual execution of an algorithm or
floating-point operations These proportions remaining valid in the case of the SIMD and MIMD parallel processing systems.
are most of the time nowadays, handling dynamic and complex structured data. Even parallel processors designed to run
TeraFlops (10**12 floating point operations per second) could substantially be improved by optimizing those indirections, i.e.
by speeding up the way data is accessed through those indirections. In most applications, the complexity and dynamicity of
data structures is likely to further increase in the near future. such that the given indirections will consume even more than
50% of the total processing time. Taking into account that there is often an association between the dimensionality of data
and their geometry, called a mesh or a grid, the structure of which can also be dynamically changed during the very run of
the respective application, it becomes even more important to improve the preparation of (i.e. the access to) those data. this
facette for the overall HPC environment.
There is no prior art known to the Applicant which addresses the present problem.
It is an object of the present model to provide a method for impro ved handling, preparation and access of/to data prior to
providing them to a computing environment.
It is an object of the present model to provide a method for impro ved handling, preparation and access of/to static and
dynamic complex data (herein referred to as non-trivially structured data) in a parallel processing environment.
It is another object of the present model to provide a hardware implementation of said methods.
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SUMMARY OF THE MODEL
The above objects have been accomplished by providing a method in accordance with claim 1 and a hardware
implementation of said method, referred to as substitution engine, in accordance with claims <1,9>.
This method and apparatus is differentiating between what could be called the operational dimension (herein called the
algorithmic plane), i.e. the sequence of arithmetic and algorithmic operations to be performed on data points and the
addressing or naming dimension (herein called the paradigmatic axis) which supplies the datapoint or objects. A separate
engine is provided to handle the naming function (data object access) which could perform the 'name-providing' function and
supplies the data objects to a multitude of Numeric Intensive Computing (NIC) engines for parallel computations, doing the
addressing and data accessing asynchronously (or not) to the computational operations of the NIC engines.
This method and apparatus are characterized in that it provides
1. a way of specifying the names one wants to deal with in a computer system along with the manner (introduced as a
morphism m) in which those names are related to one another within the given set (the most simple case being the
order)
This set of names (along with their morphism m) is called a space En
2. the names of a space En (along with their morphism m) which are substituted (i.e. transformed) by what is classically
called a mapping in Computer Science, and which is introduced in this model as a functor f1 unto another space Em
(along with its specific morphism m if it is different from the one in En).
A space En can also be identified by a functor of a special kind, called an identity functor 1en.
3. a third kind of object which is defined to allow one to combine different functors f into a new one, hence forming an
algebra. The operators of this algebra are introduced as natural transformations. A natural transformation takes a functor
(or a set of functors )
either
of the form f1 (an actual functor)
or
of the form 1en (actually a space En)
and produces/makes
a new functor out of them
The most obvious example of a natural transformation is the composition: out of 2 functors f1 and f2, it 'chains' the
execution of f2 after the execution of f1 to give f = f1 o f2 ( f <-- (f2,f1)go as expressed in [13].
When the functors are in fact identity functors 1en and 1em, it allows one to manipulate the spaces of names; for
instance, out of spaces En (1en) and Em (1em) it allows one to build up a new space Ec (1ec) made of the concatenation
of 1en and 1em (gcaten is this example of a natural transformation: 1ec <-- (1en,1em) gcaten as expressed in [12].
Natural transformations are a way to build up new functors out of existing ones, forming an algebra to give the user the
required flexibility.
4. a fourth major kind of objects, called 'discontinuity' which allows one to specify which action should be taken when a
substitution is undefined.
The model provides an engine (herein called a substitution engine) to handle those objects along with the ability for the user
to program
• the spaces of names and their morphism (m)
• the functors (f)
• the natural transformations (g)
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• the discontinuities (w)
It is expected that some of those (m, f, g, w) objects might be hardwired for a given machine but that the user will be able to
define its own.
Different potential embodiements are specified, at different degrees each, particularly regarding the relation(s) of the substitu-
tion engine with the mechanical automaton.
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DESCRIPTION OF THE DRAWINGS
The model is described in detail below with reference to the followin g drawings:
FIG. 1 shows a plane (herein called the algorithmic plane) spread up by a syntactic axis and the time axis.
A third dimension, object of this model, is included as the paradigmatic axis.
FIG. 2 illustrates what is meant by the commutativity of a functor.
FIG. 3 shows a commutative diagram illustrating the principle of natural transformation.
FIG. 4 illustrates the relation between g// and g caten
FIG. 5 illustrates the composition go transforming a list of functor names (fl,f2,....fn) into a functor, e.g. the
mathematical composition of the functors domain of go.
FIG. 6 illustrates how the substitution engine finds the terminal functors to be carried out.
FIG. 7 is a flow-chart defining essential steps of the present model
FIG. 8 shows a flow-chart of a further step according to the present model.
FIG. 9 partially shows the dynamics of the model.
FIG. 10 shows the different steps taken by the substitution engine
FIG. 11 illustrates the 3 parts in presence
• the programming model
• the substitution engine
• the mechanical automaton
and how they relate.
FIG. 12 illustrates the different types of embodiements of the substitution engine
FIG. 13 illustrates how the N-Stream is handled along with the substitution engine internal process as well as f's and
g's.
FIG. 14 shows the substitution engine internal finite states diagram.
FIG. 15 illustrates an embodiement of the present model.
FIG. 16 illustrates an alternate embodiement of the model.
FIG. 17 illustrates an alternate embodiement of the model.
FIG. 18 illustrates an embodiement of the model to provide encapsulated objects.
FIG. 19 illustrates an embodiement of the model to provide an Interpreter.
FIG. 20 illustrates an embodiement of the model to provide 'virtual instructions'.
FIG. 21 illustrates an embodiement of the model to provide a DataFlow architecture.
FIG. 22 illustrates an embodiement of the model as an integral part of an Operating System.
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GENERAL DESCRIPTION
A prerequisite when describing the present model in the greatest detail are sufficiently precise definitions and statements of
the meaning of the expressions and terms hereinafter used Prior to describing embodiements of the present model this topic
will be addressed.
Beyond simply structured data
Data are usually functions of independent variables or dimensions such as time, space, energy and so forth. A function of
dimension 0 defines a point. A function of dimension 1 defines a line. The dimension 2 makes up a plane. The dimension 3
defines a three-dimensional system. Some data can have five or more dimensions and can be of rank 2 or greater, rank 0
being commonly a scalar, rank 1 a vector, etc... Often there exists an association between the dimensionality of data and their
geometry. This association is usually referred to as mesh or grid and might be quite complex. Additionally, in some applica-
tions the structure of such mesh or grid can even dynamically change during the very run of computations.
The Syntactic Axis
Up to now, computing essentially concentrated on algorithms and computer languages - along with their syntaxes - in order
to be able to describe those algorithms to a mechanical automaton. Syntax as herein used, defines the structure of expressions
in a language and describes the rules governing the structure of said language. The meaning of the expression syntax is
illustrated in figure 1 showing a short sequence of a program to be processed along the time axis 21. The time axis 21 and
the syntactic axis 22 spread out a plane 20, herein called the algorithmic plane. This two-dimensional representation is
already known in the art.
The Paradigmatic Axis
It is herein assumed that there is a third axis, herein referred to as paradigmatic axis 23, being orthogonal to the axis 21 and
22, and thus being independent of the latter two. Along this third axis 23, as shown in figure 1, names of the functions to be
carried out by a mechanical automaton as well as the names of the data to be manipulated by the given functions are
substituted to other names to finally be valuated (i.e. to be given a value or a contents).
Data Structures
In the present description, data are classified according to their characteristics as follows: trivial data structures, static
complex data structures. and dynamic complex data structures. A data structure is considered to be trivial when the data can
directly be accessed - known as direct addressing - through the indices characterizing their location in the rank. For example,
dense matrix calculations based on structured meshes belong to this category.
A data structure is considered to be complex, when it is no longer possible to access the data directly, but requires one, or a
chain of operations to determine the address (i.e. the terminal name) of the data in term of the indices characterizing their
location in the rank. This method of accessing data is known as indirect addressing.
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A complex data structure is static when the structure is known and defined in advance and does not change during the
calculation. For example, compressed sparse matrix or simple unstructured grids are represented by static complex data struc-
tures.
A complex data structure is said to be dynamic, when, during the computation, the structure depends of and/or evolves both
in its nature and in its size. The respective indirections have then to be resolved during the very calculations. MonteCarlo
simulations, due to their random nature and unstructured moving, or adaptive grids, are described by such dynamic complex
data structures. Static complex data structures as well as dynamic complex data structures are herein called complex
structured data. non-trivial data structures.
Internal and External Objects
Objects in the sense of external objects or purely internal objects, are built up using sentences complying with laws Le,
related to the external universe, and/or laws Ll, related to the computer internal world. The external universe of the computer
is made of real objects (e.g. counts, payroll, stocks, .... ). These kind of objects and their universe (the set of the former) are
qualified as external. External objects are ruled by laws or relations, identified in this model as Le. This universe is not part
of the present subject, it is however the justification of computers, and is referred to, only when necessary. (the external
universe is also sometimes called 'real universe').
Since von Neumann, the internal universe has been defined as being made up of heterogeneous objects. For the scope of the
present model, three types of objects are distinguished within computers:
• hardware (e.g. process units, device, storage ...), herein referred to as resources,
• software (e.g. supervisor, compilers, ..) herein referred to as processes, and
• representations of external objects.
The universe of internal objects is ruled by a set of laws related to this universe, referred as Li in this description. Computer
algorithms have already been formalized such that a formalization of Li already exists, which concerns internal objects such
as representations of external objects.
Those internal objects have a name. They can 'exist' before being named. However, they are not usable as long as they can't
be named. Indeed, programs or commands access the internal objects only by means of their names, actually programs
themselves are sequences of names that the processing unit understands.
External objects are typically of two kinds:
1. elementary quanta of information (often called 'data' or 'data point') under the form of numerical values. Their
representations are independent from the environment, this is the prime material for computing called 'data processing';
2. non-elementary information under the forms of imprecise characteristics (very often qualitative), they need a context to
be interpreted. Those information being knowledge representations, are rarely under the forms of numerical values, but
merely under the forms of symbols. Such symbols are the prime material of AI (Artificial Intelligence) that we call
'symbols processing'.
Representations of external objects are hence under two forms:
 • data
 • symbols
Data and symbols can be accessed by programs, as set out above, by means of names (as any internal object). Symbols are
different from data in the sense that they are themselves names.
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In computer science, a valuation function γ has been assigned to the valuation of names This valuation of names represented
by γ is in fact merely considered in computer science as a simple direct addressing expressed by a simple direct relation
between a container (the name) and a contents.
Actual running systems didn't stay with this simplicity; in fact, most operating systems are building, sometime quite
elaborated, transformations of names between what is made available to the applications and the architecture of the given
system.
Such an elaborated and non-trivial valuation of names has been built up by operating systems (sometimes with the help of
some hardware features or mechanisms) due to the following reasons:
• sharing/multiplexing the limited hardware resources between several applications
 • file management
 • late binding
• independence of the applications from the hardware platform (often called nowadays portability)
• abstractions of objects for ease of programming and better overall management
 • etc
This has often been referenced as the semantics gap.
We can notice that this gap has grown with the different systems and that the so fashionable RISC technology has still
widened it, while heavily relying on the compiler technology to fill it. Actually, the original valuation function have become
quite complicated.
Parallel Processing of Complex Structured Data: status.
Complex data structures (and/or symbols) processings have seen relatively low benefit from parallel processing, specially
from the most accepted one nowadays: the data-parallel paradigm:
• Numerous references have spelled out the inadequacy .. along with the demand.
• The kickoff of this very project has triggered the call for an International Workshop and Summer School on the matter,
named Irregular'94 or 'Parallel Algorithms For Irregularly Structured Problems' held in Summer 1994 at Universit{ de
Gen}ve.
• The HEP community has considered HPF as not adequate to handle their complex data structures, accessed in a random
manner.
• It has been recognized that the current level of HPF (V1.0) is not addressing the case of such data (also called irregular
data) and a specific working subgroup (hpff-irreg) has been set up to propose solutions.
Names
In computer science, names are given to internal objects, and primarily to representations of external objects. A terminal
name is a name related to an internal object; it is only used to identify it. A terminal name is what is used in direct
addressing without further subsitution. However, there exists other names, not directly related to any internal objects. These
names are called non-terminal names. In context with the present invention, the structure of the set of names within a com-
puter system is addressed, being either terminal names (e.g. direct addressing) or non-terminal names (e.g. indirect
addressing).
Review of category concepts
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The following abbreviations are used below:
'Hom' for Homomorphism; 'X' for the cartesian product;
'a','b','c' for the individuals of set Θ.
Let Θ be a set, we say
f ← { Hom(a,b)with (a,b) ∈ ΘXΘ,with (a,b,c) ∈ ΘXΘXΘ} [1]
is a category (the individuals set of which is ι(f) = Θ) if and only if:
a) for any (a,b) ∈ ΘXΘ, Hom(a,b) ∈ µ(f) is a set of morphisms
b) for any a ∈ Θ, j(a):a → a(j(a) ∈ Hom(a,a)) is an application called identity noted 1a.
c) for any (a,b,c) ∈ ΘXΘXΘ
k(a,b,c): Hom(b,c) X Hom(a,b) ---> Hom(a,c)
is an application called composition of morphisms from a to b and from b to c.
d) (axiom of unitarity), for any (a,b) ∈ ΘXΘ and any z ∈ Hom(a,b),
we have z.1a = z = 1b.z
e) (axiom of associativity), for any (a,b,c,d) ∈ ΘXΘXΘXΘ and any
(z′′,z′,z) ∈ Hom(c,d)XHom(b,c)XHom(a,b)
we have
(z′′.z′).z = z′′.(z′.z)
Please note that objects of a category are called 'individuals' to avoid ambiguities within this description. Henceforth, a
category F is defined by:
• the set of individuals ι(F)
• the set of morphisms µ(F)
• the set of identity morphisms 1x.
Examples of classical categories are:
Set is made of
individuals all small sets.
morphisms all functions between them
Grp is made of
individuals all small groups
morphisms all morphisms of groups
CRng is made of
individuals all small commutative rings
morphisms their morphisms
(Grp  = group; CRng  = commutative ring).
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Definition of a space
In order to be able to better describe the present invention, the following is defined. If Θ, is the set of names, a space E is a
category made of:
• a finite subset of Θ , named ι(E)
• a unique morphism m ∈ µ(E), for any pair (n1,n2) ( ∈ ι(E) X ι(E))
• an identity morphism 1n, for any name n ∈ ι(E).
Please note that individuals of a category E, are internal object names. For this reason, objects of a category have been
specified in this invention as 'individuals', to avoid potential ambiguity.
In the following, some additional remarks concerning spaces: A terminal space is a space made of terminal names. There
exists an order between names formed by the morphisms µ(E) of a space. An order can be looked as a morphism, in the
manner shown below [2]. for integers with natural order. The concept of order is in this way a set of morphisms, between
any objects of the set.
1 --> 2 --> 3 --> ... --> n [2]
A set of names can be partitioned by taking a subset of names among Θ, to build ι(E). It is herein postulated that a pair
(ι(E1), ι(E2)) is such that
ι(E1) ∩ ι(E2) = 0 [3]
wherein 0 is the empty set.
If, in practice, this axiom [3] is not verified, it is admitted that it will always be possible to split ι(E1) and ι(E2), so it could
be verified. The set of names Θ is finite. When partitioning Θ, one gets a finite number of ι(E), and hence a finite number of
spaces E.
The Functor Concept
A functor is similar to a morphism (co)domain of which are categories.
A functor is made of 2 functions such that:
The first function, referred to as function i, maps every individual of the domain category into individuals of the
codomain category.
The second function, referred to as function m, maps every morphism of the domain category into morphisms of the
codomain category.
The way these two functions operate together must be commutative as illustrated in figure 2,
An example of a classical functor is described in short. The forgetful functor U
U: Grp ---> Set [4]
assigns to each group Grp the set U(Grp) of its elements, thereby 'forgetting' the multiplication and hence the group structure.
( U(Grp) = co-domain of functor U). Furthermorem the fortgetful functor U assigns to to each morphism
f: Grp ---> Grp' [5]
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of groups, the same function f, regarded just as a function between sets.
Definition of a Management
A management is herein defined as a category φ which is made of:
• a finite set ι(φ), of spaces E.
• for every e1 ∈ ι(φ) a unique functor f ∈ µ(φ), which relates it to e2 ∈ ι(φ).
• an identity functor 1e, for any individual e ∈ ι(φ).
Some remarks on management and the category of functors follow. As any space En ∈ ι(φp) is identified by a functor 1en, it
will often be assumed that φp is a category of functors. A management φp can henceforth be made up of only the following
functors:
identity functors 1en
functors f relating identity functors.
In this way, only the set of functors µ(φp) may continue to be considered, ι(φp) is actually empty. Due to this, a
management φp can be simply defined as a set µ(φp).
As can be seen, there exists relations between spaces and managements. A space E can belong to several managements φn,
which means that such a space E is not linked to a specific management. However, a space is identified to a specific
management as soon as it has an identity functor 1en within it.
Since the number of spaces is finite, one to one relations between them are finite, Due to this, the number of managements is
finite, too.
Example of a Management
Following is an example of a management. This example might be used to define more complex managements taking a
reductionist approach. Given is a management φn made of 2 spaces E1, E2 and their functor f. The triple (ι(E1), ι(E2), f ), is
made of the pair (ι(E1), ι(E2)) with E1 and E2 ∈ ι(φn), and of a functor f ∈ µ(φn) between spaces ι(E1) and ι(E2). This
triple is sufficient to describe management φn.
Let the processing environment be a set ι(E1)Uι(E2) (so Θ); If a name does not belong to ι(E1)Uι(E2), it does not possess
the desired attribute to be put among names; whether of ι(E1), whether of ι(E2). These names are not handled by
management φn, since they can not be defined, i.e. the possible objects of such names are not usable. The functor f, mapping
any name n1 ∈ ι(E1) into a name n2 ∈ ι(E2), allows the substitution engine to understand without any ambiguity, the relation
between the two spaces E1 and E2. The set of names Θ classified in spaces, and the functor between spaces makes it
possible to define the parts of the whole, and the manner in which these parts are related to each other; the triple
(ι(E1), ι(E2), f ) is hence sufficient to define a management, as already mentionned.
As set out in the above sections, a system, with category φ introduced, is henceforth made of:
 • resources.
 • processes.
• representations of external objects
• spaces of names.
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and
 • functors.
The present invention which is centered on the two latters and on the apparatus to carry them out, allows one to set off the
concept of management which has been introduced as a structure on the set of objects names, and defined as a category of
functors.
Natural Transformations
A natural transformation is a morphism relating two functors between two given categories. An example of a natural trans-
formation is described now. Let detK(M) be the determinant of the n X m matrix M with entries in the commutative ring K.
Thus M is non-singular when detK(M) is a unit, and detK is a morphism
GLnK ---> K* [6]
of groups, i.e. a morphism in the group Grp. (K* ← → K - (0) )
Because the determinant detK(M) is defined by the same formula for all rings K, each morphism:
f: K ---> K' [7]
of commutative rings leads to a commutative diagram as depicted in figure 3 which shows that the transformation
 det: GLn ---> ()* [8]
is natural between two functors CRng ---> Grp
Algebra of Natural Transformations
An algebra of natural transformation Α1m is made of:
• a finite set of functor names f(Α1m)
• a finite set of natural transformations g(Α1m) on f(Α1m).
g(Α1m) is made of natural transformations, building functors out of functors. Note that the natural transformations described
hereafter, are provided as mere examples. There are  not  intended as such to be part of the inventive substitution engine. It
is concievable that a substitution engine according to the present model might be imbedding some natural transformations as
part of a 'Starter Set', or that the user defines his/her own natural transformations.
The following natural transformations are only given to comprehend the nature of the Algebra of Natural Transformations,
part of this model.
 Action gx (1e1)gx [9]
The action
gx allows at the same time to define an environment 1ef1 and to notify the substitution engine. Upon said notification, the
substitution engine carries out the substitution engine rules as defined in this model
Construction g// E(f1,f2,...,fn)g// ← → ((E)f1,(E)f2,...,(E)fn) [10]
Construction g// transforms the list of functor names (f1,f2,...,fn) unto n independent functors with E as domain.
fn ← (f1,...fn)g// [11]
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These functors are independent in so far as the order by which they are carried out is of no importance. Due to this, those n
functors can be carried out in parallel.
 List gcaten (1e1,...,1en)gcaten ← → (E1,..En)gdef .[12]
List gcaten builds up a new space, the contents of which is the concatenated contents of the different spaces E1, ..., En in the
given order. It is assumed that the different morphisms m1,...,mn of those different spaces E1, ..., En are the same, or at least
of the same nature.
MadeOf gmadeof (1e1,1e2,...)gmadeof ← → ('E1','E2',...)gdef [13]
Natural transformation gmadeof transforms a list of spaces names unto a space containing those names in the given order.
To clarify the relation between g// and gcaten, an example is given. A relation between g// and gcaten can be built up in the
manner shown in figure 4. It can be noticed that gcaten is a natural transformation which applies only to identity functors
which identify spaces. Isotony of functor (f1,...,fn)g// being due to the natural transformation gcaten.
 Composition go E(f2,f1)go ← → ((E)f1)f2 [14]
Composition go transforms a list of functor names (f1,f2,...,fn) unto a functor which is the mathematical composition of the n
functors of the domain of go, in the order ilustrated in figure 5. go is a natural transformation which defines the sequence  of
functors, and g// describes their parallelism .
For practical reasons, special natural transformation are expected to be part of the substitution engine:
Define gdef to define to the substitution engine the object (either a m,f,g,w) within parentheses. This object can be new or
can be a new definition of an already defined one.
Delete gdel to delete a previously defined object (either m,f,g,w) to the substitution engine
Query gquery to query about the existence, the nature and/or the characteritics of an object (either m,f,g,w)
The previous natural transformations have been presented as mere examples. It is assumed that the inventive substitution
engine has the capability to have other natural transformations defined by the user so to taylor this engine into the required
Algebra.
Environment
A substitution engine, according to the present model, is assumed to be a means which has learned to realize, or carry out a
functor on a space. This functor can be of the form (...) g//. By carrying out a functor on a space, an environment is defined.
This environment is the functors space in which a processus is processed. In consequence, within the scope of our model, a
processus is identified by its environment (Εn)gx.
From the substitution engine point of view, an environment is a space of n dimensions, with n being the number of functors
to be executed simultaneously, in parallel or independently. It is assumed that the substitution engine, after appliance of the
algebra of natural transformations unto (En)gx, finally has to carry out the following terminal functor: (f1,f2,f3)g//. f1, f2 or
f3 can be functors of the form (fn,fm)go. Therefore the environment to be carried out is a 3-dimensions space. Along said
given environment, triplets of domain names (n1,n2,n3) are successively processed by the substitution engine. Those succes-
sive triplets define the shape of the environment.
Discontinuities and Category of discontinuities
A discontinuities category Α2n is made of:
• the set of terminal functor names ι1(Α2n)
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• the set of environment ι2(Α2n)
• for every f1 ∈ ι1(Α2n) a unique discontinuity w ∈ µ(Α2n), relating it to (1em)gx ∈ ι2(Α2n).
Given an environment (1en)gx to be carried out by a substitution engine, the algebra Α1n allows the substitution engine to
finally find the terminal functors it has to carry out, For every terminal functor that has to be carried out a way must be
given to the substitution engine to know what to do when the codomain of a functor fn is undefined. This way is named a
discontinuity. There is one discontinuity by terminal functor and it maps the given functor to an environment. A discontinuity
is herein symbolized by w. A co-domain of a terminal functor through a discontinuity is defined to be an environment. It has
not been taken into consideration that a codomain of a discontinuity could be of another nature. However, this model does
not preclude such a codomain to be defined with other attributes.
As the set of functors ι(Α) is finite, so the set of discontinuities µ(Α2) is itself finite. A discontinuity is a rupture in a shape,
defined in an environment. It maps a functor fn unto an environment (1ep)gx.
Architecture
The architecture Αn is defined as being made of:
• an algebra Α1n
• a discontinuities category Α2n
The algebra of natural transformations Α1n maps any functor name to another functor name but finally leads the substitution
engine to know which terminal functors it has to carry out. Therefore globally the algebra of natural transformations maps an
environment unto terminal functor names. On the contrary, discontinuities map any terminal functor name to an environment.
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Substitution Engine Rules
Following are the rules the Substitution Engine, subject of this model, applies to carry out an architecture, to provide data, to
process symbols or to handle numerics, depending of the usage:
1. The space En specified in (1en)gx is valuated by the substitution engine, based on the definition of En, assumed to have
previously been given to the substitution engine
2. For each resulting space names resulting of Rule <1>, its unique functor (of which it is a domain) is determined.
 Beginning of Algebraic State
3. the Substitution Engine carries out natural transformations of algebra Α1n of the current architecture Αn, on the different
functors determined by Rule <2>.
4. the Substitution Engine carries out those natural transformations in parallel for each such functor.
5. the Substitution Engine carries out those natural transformations until it has found (a) terminal functor(s) for each functor
of Rule <2>.
6. When the Substitution Engine has found all terminal functors, and if no natural transformation has been undefined, those
terminal functors are provided to the Categorical State part of the substitution engine along with each related space
names provided by Rule <2>.
 End of Algebraic State
7. Morphism min of space Estrin is carried out to obtain the next quantum of names to be handled. A quantum of names
can me made of several atomic names.
 Beginning of Categorical State
8. When the Substitution Engine has obtained by Rule <7> the next quantum of names to be carried out and and if
morphism min has not been undefined, substitution of names so provided is carried out by functors provided by Rule
<6>.
9. Names substitution is carried out in parallel for each atomic names provided by Rule <7>.
10. Names substitution is carried out until each atomic names provided by Rule <7>, has been substituted unto a terminal
atomic name.
11. When all names provided by Rule <7> have been substituted unto terminal names, and if no functor has been undefined,
then those atomic names are concatenated to the output stream of the substitution engine by the conjunction of natural
transformation gcaten along with morphism mout of space Estrout.
12. Morphism mout of space Estrout place the quantum of terminal names provided by the previous rules into the output
Stream, space Estrout, according to 2 sets of modes of this latter: either in interpretive or in compile mode. or in S-unit /
I-unit mode.
 End of Categorical State
The flow-charts of figures 7, 8, and 9 describe those different steps of the substitution engine, subject of the present model.
Figures 10 and 8, are for instance illustrating this continuous process of substitutions:
• Environments are defined to the substitution engine, (91).
• which is hence able to apply the algebra of natural transformations to find the terminal functors to process, (92).
• Those latters are then processed to get terminal names, (93).
• Whenever the codomain of either a morphism m, a functor f or a natural transformation g is undefined, a discontinuity w
is processed to know which environment (....)gx is to be given control, (94) to.
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Which can be shown as a diagram of the different internal states of the substitution engine, as in figure 9:
• When the space En is specified as the new environment to the substitution engine it triggers this latter to execute natural
transformation - Algebraic State, (151) - belonging to the algebra A1.
• Those natural transformations produce a certain number of terminal functor names - F-Stream (152) -
• When the atomic names, part of the N-Stream (150) provided by morphism min, arrives in the substitution engine they
trigger this latter to execute functors - F-Stream (152) - which are then processed unto the given name - Categorical
State (153) -
• to produce the I- or D- Streams for the related mechanical automatons (154), by means of (Estrout)mout.
In view of the substitution engine rules previously stated, it can be recalled that
• Rules <3,6> are handled as part of the Algebraic State (150)
• Rules <8,10> are processed as part of the Categorical State (152)
• then the I- or D- Stream (153) is built up to properly feed'up the related mechanical automatons, according to Rule
<11,12> by morphism mout.
It should be noted that those substitution engine internal states can be embodied
• either in sequential,
 • in pipeline,
• or in parallel.
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Recall of the model
Spaces{individuals ≡ namesmorphisms
Managements{ individuals ≡ spacesmorphisms ≡ functors between spaces
 or
Managements{ individuals ≡ emptymorphisms ≡ functors
Architectures Αn{algebra natural transformations Α1ndiscontinuities category Α2n
with
Algebra Α1n{individuals ≡ functor namesoperators ≡ natural transf.
and
Category Α2n{ individuals ≡ functor namesenvironments
morphisms ≡ discontinuities
Algebra ( f (Α1n) , g( Α1n) )introduced, a system is, by this model made of:
 • resources.
 • processes.
• representations of external objects
• spaces of names
 • functors.
 • algebra of natural transformations
 • discontinuities
this model defining the four latters and the apparatus to carry them out.
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EMBODIEMENTS
Different degrees of embodiements
Generally speaking, it is assumed that the different embodiements of this inventive substitution engine can be achieved at
different degrees:
a-functors are the only available part and are 'hard-coded' into the substitution engine. The user can only choose from
those 'hard-coded' functors, (s)he cannot define his/her own.
b-same as degree a + the capacity for the user to define his/her own functors.
c-same as degree b + 'hard-coded' natural transformations from which the user can choose.
d-same as degree c + the capacity for the user to define his/her own natural transformations.
Those different degrees of embodiements are assumed to be applicable to the different embodiements hereafter described, and
will not be recalled for each cases.
Morphisms can also be definable (or not) by the user (degree xm); overall, this gives the various possible degrees of
implementation: a, b, c, d, when morphisms cannot be defined, am, bm, cm, dm when they can.
As depicted in figure 11, the substitution engine, object of this invention, is functionnally placed between the algorithmic
plane and the mechanical automaton (either a E-unit, a NIC engine or a MPP of some kind).
This shows the great flexibility of this invention: having different types of relationships between those three parts
• the algorithmic plane
• the substitution engine
• the mechanical automaton
hence opening a great variety of possible embodiements.
N-Streams
The substitution engine is in fact, handling a stream (or 'streams', depending on the observable architecture) of names, herein
called Names-Stream (or N-Stream for short), as depicted in figure 13:
The substitution engine produces in its output either an I-Stream(s), if the mechanical automaton is a Control Flow System or
a Data-Stream(s) if the mechanical automaton is a Data Flow System. For instance, Rules <11,12>, previously specified,
forms an I-Stream suitable to the given mechanical automaton.
It must be noticed that some names found by the substitution engine in the N-Stream may also be names that are substituted
into objects or functions that only the substitution engine can understand, i.e. it has no counter part into the given mechanical
automaton and are not put by the substitution engine into the I-Stream formed as part of Rules <11,12>, point (131) of figure
13.
It must also be underlined that, as part of Rules <3-5,8-10>, the substitution engine is also able to carry out f and g which
are programmable. In this sense, it has to understand an imperative language to carry out the algorithms embodied into f's
and g's. It is hence assumed that the substitution engine contains (or has easy access to) a chip able to carry out such an
imperative language, points (132) of figure 13. It will be an engineering choice to pick up the needed chip, the nature and
capability of which is not part of this invention.
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Morphisms min and mout
The N-Stream, Estrin, input of the substitution engine is considered as a space the morphism, min, of which is able to
establish the successive names to be handled, the output stream Estrout being built up by the conjunction of the morphism
mout structuring this space, and of of the natural transformation gcaten. Space Estrin is the set of names - ordered by
morphism min - of the successive names 'touched' by the program computing in the given environment.
Morphism min, being an intrinsic capability of the substitution engine, has also to be programmable, so to properly structure
Estrin (i.e. to properly pick up the right suite of names to be handled by the substitution engine). Given the previously
substituted name (or set of names) as its domain, morphism min provides, by definition,
 the next name (or set of names) to be substituted.
It must be noticed that morphism min should be able to recognize Jump (or Branch) instructions, as they are merely kind of
instructions specifying the next address to be handled: the very function of morphism min. Consequently the co-domain of
morphism min has to be kept in the Substitution Look Aside Buffer, which contains, in the case of a typical architecture, the
equivalent of what is classically a Branch History Table, morphism min being in charge of 'the branch guessing'. Typically, a
given morphism min is specific to the instruction format of a given architecture. The fact that this morphism is program-
mable allows one to provide quite different architecture in a unique system.
In replying an undefined name, morphism min has the capability to notify the end (or suspension) of the current space Estrin.
When morphism min is undefined, a discontinuity is carried out, the codomain of which is an environment in which a
program determines the next environment to be handled.
Morphism min has the knowledge of the names length, from where to fetch it, its type as well as to which space it belongs,
etc.. For each different instruction set, data format symbols or numerics set to be handled by the substitution engine, a
specific morphism min should be provided (either 'hardwired' into the given embodiement or in a 'soft manner' by the user of
the system).
On the other hand, morphism mout (structuring space Estrout) has the equivalent capability to structure the output (I- or D-)
Stream, plus the ability to handle the different potential characteristics a Estrout, such as:
• either to provide the related mechanical automaton with the quantum of names one after the other (interpretive mode), or
to stock them to constitute an entire space containing the names executable by the given mechanical automaton (compile
mode), or by another mechanical automaton: crosscompiling.
• either to store the terminal name into space Estrout (S-unit mode), or to store its contents after valuating it by function γ
(I-unit mode).
Different embodiements
Based on those characteritics, the relationships between the 3 parts of the system can be
1. 'not observable' or 'programmable' (i.e. hidden or not)
2. synchronous, pseudo-synchronous or asynchronous
Figure 12 is a summary of the different variations of those characteristics and the different embodiements they offer: from
the simulation or implementation of computer architecture, to a new way of doing mathematics and sciences in computing
via symbols processing and data provider for both scientific computing (i.e. preparing data for a NIC engine) and commercial
computing (i.e. data access to a DB Engine).
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Algorithmic Plane to Substitution Engine
For instance, if the substitution engine is handling a name for a data operand (or of an instruction) of a given instruction,
there are 3 possibilities in relation with the Algorithmic Plane:
either the next instruction is handled
• when the terminal name is obtained AND then the instruction is completed (i.e. when the instruction in the I-Stream
built by the substitution engine is completed by the mechanical automaton)
or
• when the terminal name is obtained (i.e. when the corresponding instruction name is inserted by the substitution engine
into the I-Stream).
or
• as soon as all the informations are gathered for the substitution engine to start its subsitutions. (i.e. before the
corresponding instruction name has actually been inserted by the substitution engine into the I-Stream).
Encapsulation
From the algorithmic plane the substitution engine can also be hidden (i.e. not observable), which provides a way to provide
totally encapsulated objects. This is depicted in figure 18. In such a case, the relationship between the algorithmic plane and
the substitution engine must be synchronous, or at least be observable as such by the algorithmic plane.
Interpreter.
By defining appropriate functors (and/or natural transformations) to the substitution engine, it gives the capability to embody
the present inventive substitution engine under the form of an interpreter as despicted in figure 19. In such an embodiement,
the instruction set (200) at disposal of the application (201) is defined as a space Eguest of names which is transformed by
the functor fI (202) unto the space Ehost (203) which contains the names of the instruction set actually available on the given
mechanical automaton, so to appropriately build up the I-Stream (204) for its processing. Other components than the instruc-
tion set of a given architecture can be interpreted as part of this embodiement of the inventive substitution engine.
Virtual Instructions.
Such an embodiement of the substitution engine (i.e. asynchronism of the substitution engine relative to the Algorithmic
Plane when the instruction name is handled), leads to the possibility of implementing 'virtual instructions'. By 'virtual instruc-
tions', it is meant instructions which are computed when and only when the computed data is required. This is depicted in
figure 20 and requires that such an embodiement of the substitution engine would manage virtual instructions in a stack (or
some other appropriate mechanisms) for future reference: when actual value (contents) of the data is needed.
This implies that some functors or natural transformations within the substitution engine, are setting aside the corresponding
instructions names, which are only placed into the I-Stream when required.
DataFlow machine.
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Another embodiement can also be done under the form of a DataFlow machine. By 'DataFlow' machine, it is meant, as
depicted in figure 21, that the next instruction is processed when and only when all the data computed by the mechanical
automaton as a consequence of the given instruction, are indeed available.
It is assumed in this case that some functions within the substitution engine (either a functor or a natural transformation)
keeps track when all the data are available.
OS/SE
The substitution engine can also be embodied as an integral part of an operating system (hereafter called Operating
System/Substitution Engine, OS/SE for short), which takes benefits of the inventive substitution engine capability to offload
great parts of its processing, such as depicted in figure 22.
In such an operating system, a scheduler is assumed to time-share the available processing powers (provided under the form
of a substitution engine handling names for a given mechanical automaton), between two users u1 and u2. User u1 starts by
compiling a Fortran program contained in EFtn_src, which is done practically by the substitution engine to carry out functor
fC_Ftn (221). This latter functor based on its domain space EFtn_src builds up an I-Stream EFtn_deck which is classically
called the executable or the object code.
Actually, fC_ftn has indeed EFtn_src as its domain, and a certain EFtn_def as its codomain. Names from EFtn_src
substituted by f:C_Ftn unto EFtn_def are used to build up an output I-Stream named EFtn_deck. In this case, this given
I-Stream EFtn_deck is not provided directly to the given mechanical automaton but is used to form a new space, to be used
later. If the substitution engine would provide directly its carried-out I-Stream to the given mechanical automaton, fC_Ftn
would then be an interpreter, no longer a compiler.
It must be noticed that functor fC_ftn has been assumed as define directly into the given substitution engine, if such is the
case, it is called an immediate functor. If the given system has not that functor fC_Ftn defined, it is then called a mediate
functor, a discontinuity wfC_Ftn is carried out, which activates an environmennt (1EfC_Ftn)gx which contains the necessary
Fortran compiler (222). Alternatively, the same things happen to user u2, which is doing some C Compiling (223).
When the compilings are done, 2 environements (1e1)gx and (1e2)gx are built up (224). Actually 1e1 and 1e2 are actually
identity functors for respectively two spaces E1 and E2. E1 is made of different catenated spaces: EStor1, which is a set of
addresses (i.e. names) substituted by some classical translation (such as the Dynamic Address Translation for the IBM
System/390) into a space EReal also known as the real storage; EFtn_deck (the executable) is placed as the data (i.e. the
contents) of this space EStor1. EPE1, viewed by the algorithmic plane as the available mechanical automaton, is itself made
of 3 other spaces E_390, the set of instructions provided by the given mechanical automaton, E_I/O, the set of I/O instruc-
tions made available by OS/SE, and E_svc, the set of services provided by OS/SE. Meanwhile, an environement (1e2)gx has
been built for user u2. This environement is based on space E2 which made up of quite different spaces than E1, which
underlines the fact that this inventive substitution engine provides the means of an embodiement herein called OS/SE, itself
being able to offer quite different environements  to the users. Indeed, E2 is made of a space Estor2 (equivalent to E1)
containing the space built up frrm the I-stream produced by fC_C, and of a space EPE2 which is also made of a space E_390
but along with space E_obj1 providing encapsulated objects, E_file1 providing a high level file management (224).
When the I-Stream EFtn_deck is processed as an N-Stream by the substitution engine, if a name is found as undefined (or
unresolved if we take the equivalent terminology of most of the linkage-editors, loaders) a discontinuity wBndr is carried out
(226), which gives control to an environement (1EBndr)gx which contains a binder, hence providing the latest possible
binding , one of the ingredient operating systems have been trying to provide for a long time.
Such an embodiement of the inventive substitution engine as a complement to such an operating system, OS/SE, gives to the
substitution engine the role to fill the semantic gap that has been widened along the years and which has given quite an
elaborated γ valuation function in modern operating systems.
Substitution Engine to Mechanical Automaton
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In relation with the mechanical automaton, the substitution engine can, depending on the embodiements,
either put the data (or its terminal name) in the syntax of the instruction and have this latter be computed by the mechanical
automaton, as part of the I-Stream built up by the substitution engine;
or send the data in a previously-agreed manner to the mechanical automaton as soon as the terminal name is obtained.
This former case is depicted by figure 15 which illustrates an embodiement of the present invention, to
Dynamically prepare non-trivially structured data for a NIC engine:
• when the names are resolved, the substitution engine reflects accordingly the terminal names into the data and/or the
instruction names, i.e. into the respective I or D -Stream(s), (56).
• The E-unit can either be -a set of micro-processors fed a la H2,
-a special parallel box a la VF (57)
(i.e. with the same 'position'
as the Vector Facility in the IBM S/390)
• The Substitution Look-aside buffer keeps track of the most recently resolved substitutions; in a symbol processing
environment, it can also learn from those most recently resolved substitutions to know how to solve the future ones (58).
• The set of instructions executable by the mechanical is enhanced to deal with processing data in parallel, (59).
• a LRU (or any appropriate algorithm) helps maintaining the 'm,f,g,w-cache', a set of m, f, g, w directly accessible by the
substitution engine(60).
• a set of 'instructions' for the substitution engine to know what to do (61). This forms a declarative language, quite
different in its nature to the imperative language understood by the mechanical automaton embodied in the E unit.
• a fixed Address Space (such as a Data Space, in IBM System/390 architecture) contains the compiled morphisms,
functors. natural transformations and discontinuities to be processed by the substitution engine. It is also accessible for
update by some Software functions (such as a Server and/or a Compiler), (62).
• All the different objects specific to the substitution engine, such as morphisms, functors, natural transformations and
discontinuities can be part of the N-stream(s) and hence can be dynamically defined/added to the substitution engine
which keeps track of them in the 'm,f,g,w cache' (63).
Figure 16 represents an alternate embodiements where points (56,58-63) are similar to the equivalent in figure 15 and where
• The E-unit is actually an MPP or NIC Engine (57)
• The S/390 Data Mover is used to transfer Data/Instructions between Data Provider and the NIC engine (64) Though this
S/390 Data Mover is expected to provide the best performances to communicate between the Data Provider and the NIC
engine, other means such as CTC or TCP/IP could also be addressing the same function of this embodiement.
• Data and Instructions cache are provided and managed by software (65). This can be done asynchronously and in
parallel to the numeric processing in the NIC engine (57).
Figure 17 represents a third alternate embodiements where points (56,58-63) are similar to the same points in figure 15 and
16 and where
• The E-unit or NIC Engine is actually some RISC workstations or cluster of RISC workstations (57).
• Whatever link, available between the Data Provider and the numeric engines, is used to appropriately communicate
between the 2 parts (64).
• Most of the functions of the embodiements are provided by software (65).
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CLAIMS
1. Method for accessing data by handling a name to obtain the respective terminal name which enables a computer to
access the data addressed by said name, said method being characterized by the following steps:
a. If said name is not a terminal name, applying the algebra of natural transformations on an environment ?? to get a
terminal functor,
b. applying a said terminal functor on said name to get said terminal name,
c. providing the terminal name obtained at the end of the last step to said computer.
2. Method of claim 1, wherein said algebra of natural transformations is either pre-defined or user-defined.
3. Method of claim 1 or 2, wherein the algebra of natural transformations is either applied to said name until a terminal
functor has heen found.
4. Method of claim 1, wherein the following steps are carried out prior to step b) of claim 1:
• checking whether the substitution of said environment by said terminal functor is defined,
– if said substitution is defined proceeding with step b) of claim 1,
– if said substitution is not defined, executing a discontinuity prior to proceeding with step 1) of claim 1.
5. Method of claim 1, wherein, before carrying out the steps of claim 1, it is checked whether said name is already a
terminal name, and if yes, the first two steps a) and b) of claim 1 being omitted. (attention) direct addressing is herein
claimed)
6. Method for parametrizing an Engine in a declarative manner.
7. Method for separating the Substitution Engine from the mechanical automaton, herein called orthogonality.
8. Method for the apparatus to learn about the substitutions.
9. Capacity for the apparatus to accept the co-domain of a discontinuity to be of another nature than an environment.
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B published paper: On Structured Data Handling in Parallel
Processing
Abstract
The model we have developed at Universite´ de Gene`ve allows one to handle irregular
data in parallel (and sequential) processing. It achieves much smoother data-driven parallel
processing allowing far less discontinuities of the well-known pipeline ”bubbles” type. This
model that enhances CISC, Vector, RISC, Superscalar, VLIW, or MPP processors capabilities,
is addressing a key demand for High Performance Computing (HPC), as well as for any large
index structures such as the ones manipulated in Relational Data Bases, inversed files etc ..,
and generally for handling parallel search of complex structured data. This model is presented,
along with some pre-liminary results on a RISC processor in the HPC environment.
This article intended to convey the initial aspects of our proposed model and was published in
the ACM Computer Architecture News, september 1995.
B.1 Introduction
Since the 70’s there has been a great demand for improving conventional computers and specially
the traffic in their von Neumann bottlenecks, as advocated by John Backus in his famous ’77 ACM
Award Lecture [16]. This continues to be a sensitive issue for simple sequential processors where
the disparity between processor and memory speed is becoming larger and is expected still to
increase. Though addressing such sequential computing in our model, as that problem is stressed
at an even larger scale for parallel processing, this is this latter we are trying to exemplify within
the scope of this paper.
Various systems, herein referred to as parallel processing systems or parallel processing envi-
ronments, are known to employ several processors, or processing units, operating in parallel. Two
different basic concepts for parallel processing have been developed, respectively called (according
to Flynn’s notation) single-instruction multiple-data (SlMD) and multiple-instructions multiple-
data (MIMD) machines. The formers are very often implemented under the form of a Vector
Facility (VF). A VF has merely introduced the enhancement of having the set of multiple and sim-
ply structured data referenced under a global name for a given instruction. This has achieved some
boosting in performance that HPC has so far exploited for simply structured data. The demand is
still pending for more complex structured data.
The most current kind of parallel systems are MIMD based. The traffic in the von Neumann
bottleneck of those MIMD have not yet been addressed and is still suffering of its inherent penalty.
Broadly speaking there are four major paradigms in MIMD structures: shared-memory [79],
explicit message-passing [117, 69], permanent objects memory [100] and data parallel [63, 61].
Each MIMD paradigm had benefited of an effort of standardization, each may exist independently,
but .. none of the four has emerged as the way to go; except among the end users community,
among whom data parallel paradigm - mostly under the form of High Performance Fortran [61]
- is appearing to have the preference, mainly in terms of usability, applicability and portability.
The success of the HPF Forum - a key factor for the acceptance of the data parallel paradigm -
has already been a great example of opened cooperation. The availability of Connection Machines
(either Model 2 or Model 5) has given a concrete case for proving this paradigm, for which the
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end user has only to worry about parallelism and data locality. On the other hand, explicit message
passing, though comparatively quite at a low level (somehow similar to assembly language versus
High Level Language), is the most currenly used paradigm and very often exploited “under the
cover” for achieving data-parallel paradigms.
While the two parallel processing systems (SIMD and MIMD) have provided for a manifold
increase of operations per second, the programming, and data access have still to be improved in
order to optimize the whole system. These machines have, due to their design constraints, similar
limitations as the classical von Neumann machine though with some notorious departure from its
intrinsic structure.
Parallel systems or RISC technology - even expanded to Superscalar and even in the future to
some kind of VLIW - are still to address a greater demand for improved processing environments
in HPC (cf. ref. [149]). Typical applications in High Energy Physics (HEP), Computational Fluid
Dynamics, Flow simulation, Finite Elements methods, Structure Analysis, Weather forecast, etc...
are most of the time nowadays, handling dynamic and complex structured data. Even parallel
processors designed to run TeraFlops (10**12 floating point operations per second) could substan-
tially be improved by optimizing those indirections, i.e. by speeding up the way data is accessed
through multiple successive references. In most applications, the complexity and dynamicity of
data structures is likely to further increase in the near future. Taking into account that there is often
an association between the dimensionality of data and their geometry, called a mesh or a grid, the
structure of which can also be dynamically changed during the very run of the respective applica-
tion, it becomes even more important to improve this facette for the overall HPC environment.
B.1.1 HPF and Structured Data
B.1.2 Beyond simply structured data
Data are usually functions of independent variables or dimensions such as time, space, energy and
so forth. A function of dimension 0 defines a point. A function of dimension 1 defines a line.
The dimension 2 makes up a plane. The dimension 3 defines a three-dimensional system. Some
data can have five or more dimensions and can be of rank 2 or greater, rank 0 being commonly
a scalar, rank 1 a vector, rank 2 a tensor, etc... Often there exists an association between the
dimensionality of data and their geometry. This association is usually referred to as mesh or grid
and can be quite complex. Additionally, in some applications the structure of such mesh or grid can
even dynamically change during the very run of computations. In the present description, data are
classified according to their characteristics as follows: trivial data structures, static complex data
structures. and dynamic complex data structures. A data structure is considered to be trivial when
the data can directly be accessed - known as direct addressing - through the indices characterizing
their location in the rank. For example, dense matrix calculations based on structured meshes
belong to this category. A data structure is considered to be complex, when it is no longer possible
to access the data directly, but requires one, or a chain of operations to determine the address of the
data in term of the indices characterizing their location in the rank. This method of accessing data
is known as indirect addressing. A complex data structure is static when the structure is known and
defined in advance and does not change during the calculation. For example, compressed sparse
matrix or simple unstructured grids are represented by static complex data structures. A complex
data structure is said to be dynamic, when, during the computation, the structure depends of and/or
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evolves both in its nature and in its size. The respective indirections have then to be resolved
during the very calculations. MonteCarlo simulations, due to their random nature and unstructured
moving, or adaptive grids, are described by such dynamic complex data structures. Static complex
data structures as well as dynamic complex data structures are herein called complex structured
data.
B.1.3 Parallel Processing of Complex Structured Data: status
Complex data structures (and/or symbols) processing has seen relatively low benefit from parallel
processing, specially from the most accepted one nowaday, the data-parallel paradigm:
$ Reference [116] contains a great number of cases for which the inadequacy is spelled out ..
along with the demand.
$ The HEP community has considered HPF as not adequate to handle their complex data
structures, accessed in a random manner.
$ It has been recognized that the current level of HPF (V1.0) [61] is not addressing the case of
such data (also called irregular data) and a specific working subgroup (hpff-irreg) has been
set up to propose solutions.
This current inadequacy of data-parallel paradigm for handling complex structured data is an ex-
emplary case showing that the traffic in the von Neumann bottleneck has to be solved at its root:
that is what we have been trying to do.
B.2 From RISC to Superscalar
B.2.1 Registers vs Cache
The two best-known features of RISC devices are single cycle instructions and a lot of registers.
Inheriting a CISC environment, the Pentium is capable of one or two-cycle performance but has
only six general-purpose registers, fewer than the 32 typical of RISC devices. To make up for this
deficiency, Intel engineered the on-chip caches so that they could be accessed in a single cycle.
This effectively created a register file that can hold 2000 32-bit items, which is very large by RISC
standards.
The same sort of ploy was used in the i860, which was designed to mimic a Cray. Where the
Cray had a Vector Register, the i860 employed a data cache to emulate one. The RISC concept
introduced the availability of a lot of registers (mostly 32) but as practical performance lead, it
reveals itself as insufficient for keeping all the necessary data close to the pipe and avoiding bubbles
in this latter. This might have been sufficient for a strict RISC processor (i.e. one instruction per
cycle), but has not been adequate for SuperScalar (more than one instruction per cycle).
B.2.2 From Princeton to Harvard
RISC - and then SuperScalar - processors have been complemented with cache designs on their
chips. In this move, cache designs, initially introduced as muffer by D.H. Gibson in the ’60’s,
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firstly came under the form of the Princeton architecture (cf. figure 82 ), i.e. data and instructions
in a single unified cache.
registers
data businstruction
bus
instruction
and data cache
R  A  M
Figure 44: Princeton architecture
But very quickly the cache has been split into two different caches, the instruction and the data
caches, also known as the Harvard architecture (cf. figure 83.). Separating the caches has the
advantage of eliminating interference between data and instruction references, and hence between
their respective localities of reference. This is generally translated in hardware differences such as
line size, cache size, associativity etc..
There are two disadvantages of using a Harvard architecture: the use of self-modifying program
(the store-into-the-I-Stream syndrom) and the static size allocation of both caches.
The most fundamental cache-related issue remains the locality of reference (will most of the
data for a given application fit within the cache?, are all the data within the cache used by the
application? applications interactions, etc ..)
CERN has, for a long time, quantified in their case, the processing power in terms of CERN
units: the geometric means of CPU times ratios of a set of representative programs. It has been
clear the cache size has close to no effect, most of the time, for a given architecture. Indeed, a
simple ratio between bare processors clock speed - of the same architecture - has always given quite
an accurate approximation of the number of CERN units that the actual runs confirmed afterward.
This is typically due to the complex structure of HEP data, for which locality of reference is too
trivial an approach.
B.3 Indexes handling: some liminaries
Following are some disparate attempts - picked up among others - to handle indexing (hence com-
plex structured data).
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Figure 45: Harvard architecture
B.3.1 CISC-like load and store
CISC-like load and store instructions (such as in the i860 which is a RISC device on other aspects),
do two things at once. In the inner loop of a dot product, an i860 can issue one of these dual-purpose
integer instructions along with a floating-point instruction on every cycle. As a result, there is
no indexing overhead, and the processor is able to run as fast as if it were executing nonvector
instructions.
B.3.2 Instructions overlapping
Mainly two kinds of instructions overlapping have been developed [108]: Processors have for many
years employed overlapping techniques under which multiple instructions are in various states of
execution at the same time. A common form of overlapping is what is called pipelining. Over-
simplified, a pipeline structure provides separate hardware for different stages of an instruction’s
processing. When an instruction finishes its processing at one stage, it moves to the next stage, and
the following instruction may move into the stage just vacated. In such a machine, the instructions
are kept in sequence with regard to any particular stage of their processing.
A more complex form of overlapping occurs if the processor includes separate execution units,
herein called multi-E structure. Because different instructions have different execution times,
and because the inter instruction dependencies will be variable, it is almost inevitable in such a
processor that instructions will execute and produce their results in a sequence different from their
sequence in the program. Keeping such a processor operating in a logically correct way requires a
more complex control mechanism than that for the pipeline organisation, except if it is externalized
under the form of parallel processing.
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B.3.3 E-unit, I-unit.
Starting apparently with the Stretch computer, a differentiation has been made between the E-unit
and the I-unit [25].
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Figure 46: The Stretch computer
The Instruction unit (I-unit) was developed as the largest portion and the major control unit of
the large-scale, high-performance Stretch computer. One of the principal factors in achieving the
high performance in the computer is the ability of the different separate logical units (mainly the
I-unit and the E-unit) to operate independently and simultaneously. The I-unit has as one of its
two primary functions the fetching and preparation of every instruction executed by the computer.
The preparation of each instruction involves - among other things - the indexing of the instruction
(if required). Though quite a breakthrough for the 50’s, the I-unit of the Stretch computer (and
its follow-ons such as in the IBM System/360 Model 91 etc ..) had no way to be parametrized
either for each indexing structure, nor for a dynamic change of this latter during the very run of the
program. This has lead to a limited usage of the indexing handling within the I-unit but has been
an encouraging sign-post in favor of our model.
B.3.4 Memory Bandwidth
To measure how caches and memory systems affect floating-point speed can become crucial: It is
well known to anyone who has ever worked with a so-called supercomputer that memory band-
width can be more important than floating-point speed. Memory bandwidth and data-cache man-
agement becomes crucial when large arrays are being processed, even more with complex struc-
tured data.
B.4 A Model for Handling Structured Data
The proposed model is differentiating between what could be called the operational dimension
(herein called the algorithmic part), i.e. the sequence of arithmetic and algorithmic operations to
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be performed on data points and the addressing or indexing dimension (herein called the declar-
ative part) which supplies the datapoint or objects. A separate engine is provided to handle the
structured data access which could perform the indexing function and supply the data objects to a
multitude of Numeric Intensive Computing (NIC) engines for parallel computations, doing the in-
dexing asynchronously (or not, depending of the considered implementation) to the computational
operations of the NIC engines.
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Figure 47: New Model
The developed model is characterized in that it provides
1. a way of specifying to the new engine, the data structure one wants to deal with in a given
computing environment, and optionnally the pattern by which the data are referenced.
2. a way to specify to the new engine, how the indexing structure has to be handled, also
classically known as a mapping in computer science.
3. another kind of object defined to allow the new engine to combine different mappings into
a new one, hence forming an algebra. The most obvious example of this algebra operators
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is the composition: out of two mappings f1 and f2, it ’chains’ the execution of f2 after the
execution of f1 to give
f = f1 o f2.
4. Other details of the characteristics of this engine can be found in [156] such as the principles
of operations exploited in our model along the data-parallel paradigm, in handling pattern of
references and complex structured data indexes.
The model provides an engine to handle those objects along with the ability for the user to specify
(among other things)
$ indexing structures, pattern of references
$ mappings
$ algebra operators
It is expected that some of those objects might be hardwired for a given machine but that the user
will be able to define his/her own.
This model when optimized to different potential implementations is leading to a general new
cache architecture.
B.5 A New Data-Parallel Paradigm
What our model introduces is the exploitation of a new engine [156], equivalent to a ’programmable
I-unit’ within the scope of the data-parallel paradigm: This engine labeled Xc (to differentiate it
from the mechanical automatons here after called Xme) is logically placed in the following man-
ner:
$ i-Xme is the stream of algorithmic language handled by Xme
$ i-Xc is the set of declarative sentences defined to Xc to handle names.
$ i-Xme cache is a generic name for any implementation (such as distributed cache, shared
cache, stack, etc..) suited to the given Xme hardware.
$ names cache is used to ’cache’ indexes (and more generally names) handled by Xc.
$ i-Xc cache is a local memory in which Xc stores the objects it ’understands’ - indexing
structures, mappings, algebra operators - defined along the general instuction stream. They
are retrieved later for handling the different indexing structures accessed during the very
computation within the given environement.
$ Xc will, most of the time, maintains a Names Look-aside Buffer (NLB) of the most recently
handled indexes.
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$ the interrupts mechanism is optional (hence the dashed lines on figure 51). It is mainly
needed when trying to keep such a processor operating in a logically coherent, and repetitive,
way, one of the goal of CISC architecture (as well as of some MPP). RISC technology has
so far done the economy of such a mechanism, which has lead to imprecise interrupts and
the like.
$ vnb1 is only loaded with the traffic for direct addressing, i.e. the A valuation function [137].
$CBEDGFIHKJLBDGFMONPBEDGF
because vnb2 traffic is quite lighter than the equivalent traffic in the Princeton or Harvard
architectures (figures 82 or 83), a large part of the traffic in this von Neumann tube being
handled directly by Xc.
$ istr represents about the same traffic as istr in the Harvard architecture (figure 51).
B.6 A New Cache Architecture
From our model, a new cache architecture can be derived, generalizing the Harvard architecture.
We are indeed differentiating names from actual data into two separate caches, the same way the
Harvard architecture differentiates instructions from data.
B.6.1 From Stretch...
Our model differentiates from the Stretch computer in the fact that the I-unit of our model is
programmable , and that this latter can be implemented as a set of parallel units. The departure
from the Stretch computer structure relies also in a new cache architecture.
B.6.2 From Harvard...
Our model departs from the most current cache architecture in that it splits up the data cache of
the Harvard architecture, into two different caches: the names and the data caches. Splitting the
data cache leads to an overall new cache architecture comprised of three separate entities, the
instruction, the names, the data caches.
Separating the data cache has the advantage of eliminating interference between data and names
references and should allow (along with the Xc automaton) more control over the way data are
referenced, hence departing from the locality of references, to a more realistic pattern of references.
Those two characteristics represent the main departure of our model from the Harvard architecture.
B.6.3 A major step along the RISC path...
As already mentionned, RISC technology initially characterised by a large set of registers to keep
the data close to the pipeline, has evolved toward cache designs. Our model takes a radical step
forward in complementing RISC technology with an actual means to handle a great variety of
pattern of references, intrinsic of complex structured data.
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Figure 48: A three caches architecture
B.6.4 A major step along the data parallel paradigm...
Providing a way to express data locality (or more accurately pattern of references), our model com-
plements the data parallel paradigm of MIMD parallel systems, and should allow HPF to provide
the necessary syntax for the user to express the way the data are structured and/or referenced.
B.7 Various implementations
This is a new model, different implementations of which can embody the set of Xme’s as a set of
functional units within a processor, or a set of nodes in a cluster or MPP parallel system (either
SPMD or MIMD).
Likewise, the algorithmic and declarative streams can be imbedded in a CISC, VF, RISC,
Superscalar, VLIW, MPI-Collective Communication [117] or Paris-like [165] instructions stream
(the two latters being examples allowing HPF to benefit of our model).
B.8 Results
Some preliminary results have been obtained primarily on an IBM RISC System/6000. Of course,
great care has to be taken when measuring the performance of our new model:
Q A representative set of applications with complex and/or dynamic structured data must be
picked up
along with the fact that
Q the execution time of a program in the basic IBM RISC Systsem/6000. is already compli-
cated by the interactions between the three basic functional units (the instruction cache unit,
the fixed-point unit, and the floating-point unit) [76], and simulating a major new unit in
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such a context (in our case the Xc automaton and the new cache architecture) can’t but add
difficulties in predicting any accurate performance numbers.
With all of that in mind, the current preliminary results show an order of magnitude of increase
in performance of our new model over a basic IBM RISC System/6000... More detailed results
should become available.
B.9 Conclusions
It is expected that sufficient space will be available on CMOS chips in the years to come for our
model to be implemented, physically close to various current processors (parallel or sequential).
Though experimented with HPC in mind, such a new model can apparently qualify for any
large index structures such as the ones manipulated in Relational Data Bases, inversed files etc ..,
and generally for handling parallel search of complex structured data.
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C published paper: A Generalized Mapping Device
Abstract
This article intended to convey the status of our project while developing the proposed
model and was published in the ACM Computer Architecture News in december 1998.
C.1 Introduction
A model is proposed to handle names in a computing environment leading to the identification of
a Third Stream. Different instances are exmplified to show how to parametrize this Third Stream
with sentences of NL/1, a language that is understood by a generalized mapping device. This latter
is proposed as an assist to help the latency over the memory gap, specially to access irregular data.
Finally, the CERN Benchmark Jobstream - a classical yardstick in High Energy Physics - is taken
as a concrete case to measure the effects of such a generalized mapping device.
C.2 Independent from the algorithmic plane: a Third Stream
C.3 Algorithmic Plane
Computing essentially concentrates on algorithms and computer languages - along with their syn-
taxes - in order to be able to describe these algorithms to a mechanical automaton. Syntax defines
the structure of expressions in a language and describes the rules governing the structure of said
language. The meaning of the term syntax is illustrated in Figure 49 showing a short sequence of
a program to be processed along the time axis. The time axis and the syntactic axis spread out a
plane, herein called the algorithmic plane.
In the following Figure, the algorithm is thus represented as a plane made of two axis: the syntactic
one and the time one:
C.3.1 Orthogonal valuation of names
We are now assuming that there is a new axis, referred to as valuation of names. This newly
identified axis is, in current programming practices, intermixed within the algorithmic plane. We
propose to handle it independently of the algorithmic plane; for this reason, we say that this new
axis is orthogonal to the plane expressing the very algorithm.
In the midst of our project, Blaauw and Brooks published ‘Computer Architecture, Concepts and
Evolution’ (Reference [22]) which has become a great encouragment on the path we have been
working on. Indeed, those two pioneers, while spelling out the principles of quality of an architec-
ture, are stessing the principle of Orthogonality as
The principle of keeping independent functions separate in their specification.
That is what they do, separating the interface from the implementation (in so doing departing from
Hennessy and Patterson’s approach which is focusing on the implementation side - cf. Reference
[59] - ). Despite advocating for such an orthogonality, in their generative and assertive descriptions
Blaauw and Brooks continue to ’glue’ a meaning to the interface which is mainly (if not exclu-
sively) made of the instruction set, limitation that Hennessy and Patterson are stressing as a default.
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Figure 49: The algorithmic plane and the valuation of names
The term Meaning in Figure 50 corresponds to the valuation function R as detailed in Paragraph
1.4 for the memory, or the assignement of a part of the implementation in case of an instruction set.
Our analysis tends to strictly deal with the interface just ‘before giving control’ to the ‘Meaning
function’ such as just suggested.
As depicted in Figure 50, our approach is to further go on the orthogonality path, and to keep
studying exclusively the interface, e.g. the names, either the set of opcode, the addressing or some
other names the computing environment is made of. Our analysis is hence focusing on the analysis
of the concept of names in computing environments.
The necessity to have management of names orthogonal (i.e. independent) from programs per se,
is highly suggested by the following reasons
1. It is beyond any doubt that computing has historically benefited each time some items parts
of computing were considered or managed separately from other items, the quite famous
layering approach firstly introduced by ‘THE’ and thereafter mimicked numerous times will
suffice to validate such an assumption.
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Figure 50: Orthogonality and Computer Architecture
2. Programming has been the subject of an intense preoccupation in view of its enhancement.
One of the well accepted topics in this vein has been the need to program without labels (i.e.
without GOTO) a principle underlying the Structured Programming based upon the Bo¨hm
and Jacopini theorem
This requirement to enhance programming is confirming us in the validity of our postulate:
to no longer rely on labels in a program comes down to get rid of names within the programs
and so to separate the matter related to algorithms or programs from the matter of names
what we have called orthogonality.
Along this new axis, the names of the functions to be carried out by a mechanical automaton as
well as the names of the data to be manipulated by the given functions are substituted into other
names to finally be evaluated (i.e. to be given a value or a contents), which leads us to more
precisely define what we mean by ”names”.
I- and D- Streams
Thanks to M. Flynn’s early contribution to the field [46], computer scientists have been able to
recognize two distinct streams, the Instructions (I-) and the Data (D-) Streams. These two streams
have quite often been intermixed at the hardware/implementation level.
Though conceptually undertstood by most computer scientists, these two streams have been lack-
ing some precise definitions.
We propose to consider a Turing machine as handling an I-Stream, with no D-Stream involved.
Hence, we can define an I-Stream as a computer reduced to a strict Turing machine ( a new class
of architecture SIOD introduced in Chapter Taxonomy).
The Calculator, is very close to what a computer reduced to an I-Stream, can be.
A D-Stream, on the other hand, has been progressively introduced in computers, to obtain what is
known nowaday, as a Data Computer. A D-Stream is normally related to an I-Stream from which
it cannot be easily distinguished.
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We consider that
A D-Stream is a succession of data points which have to be processed (or computed) time-wise in
a dependent manner. A D-Stream is hence a set of data points which have to be handled/computed
sequentially.
A Third Stream
Our analysis allows us to identify a Third Stream beyond the I- and D-Streams which correspond to
two classical types of elements of a computer, the instructions and the data, that the von Neumann
machine accesses in a similar manner within the computer memory.
Our approach allows us to identify a third element of a computer, called a name, which has not
so far been handled separately from the data, but which constitutes a new element, handled in our
model by a new third stream, the N-Stream.
According to our model, a computer is made of terminal names (i.e. direct addressing), and non-
terminal names used in indirect addressing. When a computer handles such non-terminal names in
quite a systematici way for either accessing instructions or data, it is said to embody a N-Stream.
C.4 Toward a generalized mapping device
Having introduced a Third Stream, we now analyze its structure. The concept of virtual memory
is a replacement of names (or a substitution of names); indeed, a name belonging to the virtual
memory is substituted by a name belonging to the real memory. In other terms, a virtual memory
is embodied as a mapping from the name of an object (generally a byte) to its position in real
memory. Such quite a common mechanism and the elements it is handling, have nothing to do
with either instructions or data, but very specifically with names. Though quite simple in the case
of a virtual storage, this nevertheless constitutes a name stream according to our model. Other,
more elaborate, structured name streams have been proposed such as in [95]. Virtual storage is
a first case to exemplify the Third Stream. It is expressed with our model through the following
sentence, intuitively introduced here:S
TVUWYX[Z\I] ^ _ﬀ`baﬁWEUcﬀ_ﬀdEZ`IX[e WEU (115)
and is thus characterized by one mapping.
This step of our analysis allows us to point out that one classical aspect of the Third Stream resides
in its mappings. We now go on on our analysis in order to be able to obtain a generalized mapping
device and to find out the required parameters for a mapping device in order to encompass the
broadest possible range of structures along this newly defined N-Stream.
C.5 Ordering names
How names are set together? one simple way has been the Vector approach.
iBy ‘systematic’, is meant ‘for almost all the names used/known by a program’. Is not considered as constituting
a name stream, the modification of a name (i.e. an address) by adding to all the names, the contents of a specified
memory register. This latter is indeed part of the modus operandi of a von Neumann machine (cf. [169]) and is hence
not taken into account in triggering the existence of a name stream.
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Memory gap: Vector processing
Trying to obtain full benefit of processing power, the so-called Supercomputers of the 80’s were
providing vector instructions and pipeline structures to introduce concurrency (or temporal paral-
lelism) in array processing. It has been the most concrete example of an SIMD structure, following
Flynn’s scheme.
More recently, Intel with its MMX Technology [170], (re)introduced a SIMD structure in its Pen-
tium, Pentium-Pro line of products. This has been done to speed up multi-media processing, in
exploiting inherent parallelism in the implementation of the architecture. A processor with MMX
technology is able to handle a pack of data referenced by a set of names along the N-Stream, which
are
_ﬀfﬃgihkjlmﬃnpoqﬁlsrutwvyxcz{c8|c}{c~{c8c;Yc (116)
_ﬀfﬀgihIjlmymrtŁvkzc}c8c (117)
_ﬀfﬀghkjlm{ymrutwvI}{c (118)
or
_ﬀfﬀgihIjlmﬃiVkmrutŁvk (119)
depending on the type of data considered.
Such SIMD approaches are quite beneficial, in terms of performance, as long as data are regularly
structured.
Irregular Data Structures
Data is often a function of independent variables, or dimensions (e.g. space, time, energy, ..).
Some data can have five or more dimensions and can be of rank 2 or greater (rank 0 is commonly
a scalar, 1 a vector, etc). Often there is an association between the dimensionality of data and its
geometry, called a mesh or a grid. Such a grid can become quite complex, its structure can even be
dynamically changed during the very run of the application.
As argued in so many instances [116, 45, 54, 57], the requirements are numerous to handle so-
called irregular data. However current parallelism (either at the processor or at the system level)
does not address the point in a satisfactory manner, witness Vector processor or High Performance
Fortran inadequacies to exploit processor speed for these kinds of data. To give a concrete meaning
of the matter, it has actually been measured that on a Superscalar processor able to potentially
run 5 instructions per cycle, the achieved rate for High Energy Physics (HEP) data is in fact 0.8
instruction per cyclei, data being not accessed at the necessary rate because too many indirections
having to be handled along the von Neumann bottleneck.
iPersonal communication of Sverre Jarp, Atlas experiment, CERN.
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Recall of category concepts
To develop our model, we use a mathematical tool, called a category [114], a brief definition of
which is given here.
Henceforth, a category  is defined by:
Q a set of individualsi 	 
Q a set of morphisms   
Q a set of identity morphisms 1x.
Definition of a space
In order to be able to better describe the present model, the following is defined. If  , is the set of
names, a space _ is a categoryii made up of:
Q a finite subset of  , named  _ 
Q a unique morphism   _  , for any pair  ]Yc]:   _   _ 
Q an identity morphism 1n, for any name ]  	 _  .
Note that individuals of a category _ , are internal object names. For this reason, objects of a
category have been specified in this document as ’individuals’, to avoid potential ambiguity. In
addition we make the following remarks regarding spaces:
Q A terminal space is a space made up of terminal names.
Q There exists an order between names formed by the morphisms   _  of a space.
Q An order can be looked at as a morphism, in the manner shown below for integers with a
natural order. The concept of order is, in this way, a morphism between any objects of the
set.
  ¡ ~¡ ¢ﬁ¢ﬁ¢E£]
Q A set of names can be partitioned by taking a subset of names among  , to build  _  . It is
herein postulated that a pair ( 	 _K  c 	 _¤  ) is such that

_
G¥

_¤

t§¦ (120)
If, in practice, this first axiom (120) is not verified, it is accepted that it will always be
possible to split  _  and  _¨  , so it could be verified. The set of names  is finite. When
partitioning  , one gets a finite number of  _  , and hence a finite number of spaces _ .
iObjects of a category are called ’individuals’ to avoid ambiguities within this paper; Grp stands for ’group’;
CRng for ’commutative ring’.
iiAs defined in the previous paragraph.
C PUBLISHED PAPER: A GENERALIZED MAPPING DEVICE 291
Some examples
The following C statement
©
tª{c
©ﬃ«
tª}c
©{¬­¬
 (121)
is transformed, at the level of our model, as
_
©
rt
®
kmﬃlE"cc}
 (122)
with
morder being the translation of i++ in the C statement,
0 specifying the first name of space _ i,
4 specifying the last name of space _ i, hence its cardinality.
It hence generates the following space:
_
©
rutŁvEYc c ~{c }{ (123)
for which

_
©
 is are Ib~y} ,
morphism m is the order implied by the ++ keyword,
the identity morphism for each name is respectively y¯8c=;°=c==±=c;;² .
C.6 Mapping name spaces
Having noticed that the third stream is made up of mappings, and of spaces structured by orderings,
we now analyze how the two fit together.
Functor
A functor is a morphism of categories, i.e. an isotonic transformation, transforming a category in
another one, used to formalize a mapping, which transforms a name space in another one, while
carrying over the ordering structure of the given name space.
First sentences in NL/1
We now gather sentences already mentionned, in order to introduce a language suited to express
the structure of a N-Stream, called NL/1 for Names Language/1, its formal grammar in the ap-
propriate Chapter of this document.
´³yµE¶{·Yµ
^¸º¹i»b¼"½
µ
»{¾
³yµ¶·Yµ (124)
The sentence indicates that a corresponding known (and/or provided) algorithm be assigned to the
corresponding ordering morder. The name of the given algorithm is given on the right side of
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^¸
.
The two following spaces are introduced to respectively describe a virtual storage Ev and a real
storage Er:
_ﬃ¿Àrut

´³yµE¶·Yµ
c{cÁÂIÃ
·E (125)
_
µ
rut

´³yµE¶·Yµ
c{cÁÂIÃ
·E (126)
These spaces are handled (i.e. mapped) by the following mapping:
S
^£_
µ
_ﬀ¿ (127)
These sentences are some instances of what is possible to express through NL/1. Other possi-
ble sentences of NL/1 can be introduced as more elements of the structure of the N-Stream, are
handled.
C.7 Handling data irregularities across the memory gap
We now intend to describe how the Third Stream is proposed to be implemented as a general-
ized mapping device, and how such a device is to be parametrized as well as the first effects, that
have been measured. In the following paragraphs, we will be dealing only with how names are
used/handled for accessing data (i.e. along the D-Stream) We do not consider, within the scope
of this paper, how the successive data points are determined along the D-Stream, it should be the
topics of another study. As already noticed, so far there is no N-Stream identified in computing.
We will thus need to identify it and then extract from existing programs, how it is used.
We have choosen to apply our model along the memory gapi because it is the one potentially block-
ing the industry (cf. [171] or other equivalent references),
Given the discrepancy between microprocessors performance increase of 80% per yearii and DRAM
speed increase of 7% per year, this leads to an enlarging gap, the effect of which will be much more
exacerbated for irregular data accessed in a non-local manner.
iTo show one application of our model, we have actually picked up the CPU extremity of the memory gap, just for
the sake of simplicity. Another, less conventional, approach would have been to take the other extremity of this gap,
namely the memory.
iiestimated by F. Baskett in his keynote address at the International Symposium on Shared Memory Multiprocess-
ing, April 1991
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Some examples
To show how the Third Stream applies at the programming level, we have taken different general
examples. We start with a very simple C++ program containing a loop, and then add, in successive
examples, the handling of some structured data within the given loop. This very basic program
uses an integer i to control the loop, its corresponding IBM Power2 machine code (as generated by
xlC under AIX 4.1) being shown on the right side.
#include « iostream.h Ä
#include « string.h Ä
#include ”hpc.h”
#define MAX SIZE 4
main()
int n=MAX SIZE;
int i, j, k;
int multiD tableau[4][4][4];
for(i = 0; i « n; i++) v
for(j = 0; j « n; j++) v
for(k = 0; k « n; k++) v
multiD tableau[i][j][k]=i;



return 0;
__L18: loops initialisation: ....
cal r3,4(r0)
st r3,56(SP)
cal r3,0(r0)
st r3,60(SP)
l r4,56(SP)
cmp 0,r3,r4
bc BO_IF_NOT,CR0_LT,__Le4
__L34:
cal r3,0(r0)
st r3,64(SP)
l r4,56(SP)
cmp 0,r3,r4
bc BO_IF_NOT,CR0_LT,__Lc4
__L48:
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cal r3,0(r0)
st r3,68(SP)
l r4,56(SP)
cmp 0,r3,r4
bc BO_IF_NOT,CR0_LT,__La4
__L5c:
The same simple C++ program is now modified in the perspective of our generalized mapping
device. This will show the impact of our proposal on the cases exposed in the previous paragraphs:
1. the integer i is no longer defined as such, but more precisely for what it will be used for:
as a name in the Third Stream handled by our generalized mapping device, that is what the
ShM stream C++ data type stands for.
2. new operation codes are understood by the generalized mapping device.
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Example 1: Indexing a 3-D array This simple program is used to handle an array of 3 dimen-
sions. The program, using loop controlled by the same integer i, is updating a 3-D array with 13
memory accesses within the loops (marked by an arrow, between the labels L5c and La4 for
the inner loop and L5c and Le0, for the outer one). Hence, ~ ¬Å ~ ¬Æ ~ ¬Å xÈÇÉZ  ÇËÊ  ÇÍÌ 
memory accesses are needed for this program to update a 3-D array. In the case represented, where
Zﬀt­ÊptÎÌÏtÐ}
, it means 511 memory accesses all together.
__L5c:
l r3,60(SP) <----
rlinm r5,r3,6,0,25
l r4,64(SP) <----
rlinm r6,r4,4,0,27
l r4,68(SP) <----
rlinm r4,r4,2,0,29
a r5,r5,r6
a r4,r4,r5
a r4,SP,r4
st r3,72(r4) <----
l r3,68(SP) <----
ai r3,r3,1
st r3,68(SP) <----
l r4,56(SP) <----
cmp 0,r3,r4
bc BO_IF,CR0_LT,__La0
b __La4
__La0: b __L5c
__La4:
l r3,64(SP) <----
ai r3,r3,1
st r3,64(SP) <----
l r4,56(SP) <----
cmp 0,r3,r4
bc BO_IF,CR0_LT,__Lc0
b __Lc4
__Lc0: b __L48
__Lc4:
l r3,60(SP) <----
ai r3,r3,1
st r3,60(SP) <----
l r4,56(SP) <----
cmp 0,r3,r4
bc BO_IF,CR0_LT,__Le0
b __Le4
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__Le0: b __L34
__Le4:
We are considering from now on the availability of a C++ compiler able to bridge the gap between
the C++ source code containing the ShM stream user-defined type (hence able to understand
the concept of N-Stream), and our new engine (accessible through new operation codes). This
enhanced C++ compiler is therefore able to produce corresponding machine code, expanded with
the new operation codes corresponding to our engine .
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Note:We are assuming in these examples, that our new engine is an adjunction to an existing
machine (a mechanical automaton). Our new engine has been placed in these cases as a mere
assist feature of an existing processor, in order to expedite the handling of irregularly structured
data. Further studies should be conducted to analyze the effects of our engine on other facets of
computing as well as lay down the basis for a radical new brand of system.
In the following examples, we will use one of our new operation codes, its syntax is intuitively
introduced here as:
gx name, order, starting value, name space cardinality, bounding label
The value order being optional, the other parameters are explained hereafter: gx activatesi the
Third Stream in handling the name i along a space structured by an ordering which is, by default,
the natural order. %item The first name in the given space is starting value and its cardinality is
name space cardinality. It should also be noticed that
The amount of code within the loop is provided to the mechanical automaton (Xme, understand-
ing the usual algorithmic operation codes), as many times as the cardinality of the space
name i is going through.
These new operation codes are handled internally within the microprocessor (a mechanical au-
tomaton enhanced with the engine ). It means, that this ’feeding’ of the mechanical au-
tomaton is done without any memory access inside the loop. Based on the cases previously
described to handle respectively 1-D and 3-D arrays, one can understand where the gain of
performance of the engine resides: it substantially alleviates the traffic along the von Neu-
mann bottleneck.
The last parameter of gx is the label bounding the amount of instructions for which this operation
code is to be active i.
Note: We are considering here only the memory accesses due to the handling of both the N- and
D-Stream. We might have some memory accesses due to the I-Stream handling, depending on the
actual code size contained within the loop, whether it can entirely fit within the available I-cache,
or not.
iThe term ’activate’ underlines the fact that our engine is placed as an assist to complement an existing processor.
In that perspective, the given assist can have at least two states activated and disactivated. The gx operation code
switches the engine into the activated state, which means that from now on, it will handle the names (i in our instances)
according to our model.
iThis label gives the indication to our engine , of the address of the next instruction to be fetched, when it has
switched back into the disactivated state. The combining gx is therefore said to be active as long as our engine is in
the the activated state.
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Example 2: Indexing a 3-D array with our engine We use now the same simple program as
exposed in Example 2, to handle an array of 3 dimensions, while exploiting our engine .
The program, using the same loop controlled by the name i, handled along the Third Stream (with,
on the right side, its corresponding machine code with the operation codes specific to the engine ,
generated by the C++ compiler.) This program updates a 3-D array with 1 memory access within
the loops (marked by an arrow, between the labels L5c and La4 for the inner loop and L5c
and Le0, for the outer one). Hence, factoring worst-case occurences s  ¬  ¬Ñ  ¬Ñ ÇGZ  ÇÊ  ÇÌ 
(i.e.  ¬Ò  ¬Ò  ¬ Z  ÇÊ  ÇÉÌ  ) memory accesses are needed for this program to update a 3-D
array. In the case represented, where ZËtŁÊÓtÔÌÕtÅ} , it means 85 memory accesses all together.
Compared with the 511 memory accesses required without the engine , we have gained a factor of
6 in the number of memory accesses.
#include « iostream.h Ä
#include « string.h Ä
#include ”hpc.h”
#define MAX SIZE 4
main()
v
int n=MAX SIZE;
ShM stream i, j, k;
int multiD tableau[4][4][4];
for(i = 0; i « n; i++) v
for(j = 0; j « n; j++) v
for(k = 0; k « n; k++) v
multiD tableau[i][j][k]=i;



return 0;

__L18:
gx i,0,4,__Le4
__L34:
gx j,0,4,__Lc4
__L48:
gx k,0,4,__La4
__L5c:
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rlinm r5,i,6,0,25
rlinm r6,j,4,0,27
rlinm r4,k,2,0,29
a r5,r5,r6
a r4,r4,r5
a r4,SP,r4
st i,72(r4) <----
__La4:
__Lc4:
__Le4:
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Worst-case occurences The following has to be considered to obtain a conservative estimate of
performance:
the engine takes some cycles to handle namesi (though this engine is likely to run most of the
time in parallel with the mechanical automatom, just like the I-unit with the E-unit, we take
into account this effect, assuming worse-case occurences).
From the different examples, we can remark an average of 7 instructions per execution of
the loop, hence 7 cycles that are chargeable to the engine , handling the N-Stream. For a ratio
”memory access / CPU cycle”ii of 20, (the largest in todays processor), 7 cycles represent a
third of a memory access. For a balanced configuration with a ratio of 4 (for instance, with
a chip at 66MHz and 60ns of memory access), 7 cycles represent almost 2 memory accesses.
In consequence, assuming worst-case occurences, the engine handling the N-Stream will take on
average a number of cycles equivalent to one memory access per path through the loop.
Case Study: The CERN Benchmark Jobstream
During the beginning of the 60’s, a number of studies have been conducted at CERN to obtain a
fairly detailed knowledge of the computer workload [112].
Since then, that jobstream has given birth to a quantitative unit, known as the CERN unit, measur-
ing the power of quite different systems in handling High Energy Physics main programs. Selected
from the set of 35 original programs, four different physics program have been stabilized and run
on different processors. On two of these processors, namely the IBM System/370 Model 168 and
the Digital VAX/8600, this set of four programs took (about) the same time to run. These two pro-
cessors have consequently formed the reference defined as one CERN unit. From then on, CERN
units have been evaluated as the geometric mean of the ratio of any run of these four programs
(CRN3, CRN4, CRN5 and CRN12) on any other processor.
Instruction frequencies This study, though dating back to the 60’s, provides a list of System/360
machine instructions used in the problem program of the 4 jobs. They have been grouped as
follows:
1- Branches; 2- Compare, Shift, Logical; 3- Loads, Stores; 4- Move, Translate, Convert, Edit;
5- Control, I/O, Miscellaneous; 6- Fixed Point Arithmetic; 7- Floating Point Arithmetic;
8- Decimal Arithmetic.
We have gathered these groups into the appropriate architectural stream (either Instruction, I; Data,
D, or Name, N), they most likely belong to:
Ö I-Stream made up of instruction groups 1, 2 and 5 (though some group 2 instructions are
likely to be used to handle the N-Stream).
Ö D-Stream made up of instruction groups 4, 7 and 8.
iWe are prolongating with our engine what the old saying, at the time of the cache invention (in the 60’s), was
stating in a colloquial manner: ”We are trading memory accesses against CPU cycles”.
iiWhen both are expressed with the same unit, i.e. the nanoseconds.
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Ö N-Stream made up of instruction groups 3 and 6, with instruction such as LPSW shaping
up more likely the I-Stream rather than part of the N-Stream in handling data access.
Note: Instruction groups 3 and 6 on CISC systems, such as the IBM System/360, represent
only a part of the activity required to access data and hence cannot be taken as representing
the entire activity of the Third Stream. Indeed, unlike RISC systems, CISC systems allow
most of the operands of the instruction set to address data points in memory. These CISC
operands can very easily embody one or two level of indirection to access the actual data.
This is typically taking care of some of the load along the von Neumann bottleneck, but is
so intermixed with the I- and D- streams that the overall computing profiling cannot identify
them. For want of something better, we will nevertheless take these two groups of instruc-
tions on the IBM System/360 as reflecting the Third Stream workload, keeping in mind it is
only a part of it.
Recently, the primitive jobs of the jobstream have been run on the IBM ES/9000-900 at CERN,
giving the following timings:
Ö CRN3: 35.27 sec
Ö CRN4: 2.44 sec
Ö CRN5: 32.31 sec
Ö CRN12: 28.79 sec
from which we obtained 20 CERN units for an IBM ES/9000-340, a system which has a processor
cycle of 9.5ns.
On the same architecture enhanced with a engine implementing the proposed model, we obtained
the following:
Ö CRN3: 19.39 sec
Ö CRN4: 1.41 sec
Ö CRN5: 16.41 sec
Ö CRN12: 13.51 sec
leading to a measurement of 38 CERN units.
Compared with the 20 CERN units of the base machine, this represents a 190 % improvement
with the proposed engine handling the N-Stream for the same system.
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Note that for these analysis and measurements:
1. the N-Stream has not been identified entirely, due to the CISC structure;
2. all the cycles consumed within the proposed engine have been added, when it actually would
run in parallel with the mechanical automaton;
3. the structure assumed for the given machine has been ‘one instruction per cycle’; would
superscalar structures been involved, the achieved superscalarity would have increased as
well;
4. only the memory accesses through the D-Stream have been taken into account, not those due
to the I-Stream;
Preliminary validity of the model
What we have been able to point out so far in our project can be summarized with the following
points:
× Performance gain in handling the Depth of Indirection: Taking as example a basic C++ loop,
we have been able to show the positive impact of the proposed engine to complement a RISC
environnement.
× Measurements and shape analysis applied to a stable well-known benchmark (the CERN
Benchmark Jobstream), allowed us to obtain preliminary performance gain in a CISC envi-
ronnement.
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D published paper: Dynamically managing the memory gap
Abstract
This article intended to publish the first performance results of our model.
It was peer-reviewed and accepted at the Workshop on the Memory Wall, part of the 27th ACM
International Symposium on Computer Architecture held in Seattle in 2000.
D.1 Introduction and Objectives
The growing gap between processor and memory has been exacerbated by the way we are using
computers: in order to obtain an actual data for a given instruction, it can take several, if not a lot
of, different memory accesses, dependent upon the way data are structured.
Indeed, data is often a function of independent variables, or dimensions (e.g. space, time, energy,
..). Some data can have five or more dimensions and can be of rank 2 or greater (rank 0 is commonly
a scalar, 1 a vector, etc). Often there is an association between the dimensionality of data and its
geometry, called a mesh or a grid. Such a grid can become quite complex, its structure can even be
dynamically changed during the very run of the application.
The memory wall problem can be encountered in other cases than the processor-memory gap,
which comes first to mind. Indeed, similar problems are to be coped with, in accessing contents of
direct accessed disk or remotely located memory. The gap between processor and memory being
actually hard to be modified in a given machine, we chose to apply our device in the equivalent gap
residing between parallel processors accessing a shared memory. We can expect that the lessons
learned from such a device could ultimately be carried over to the memory wall problem per sei,
being also more directly applicable to a NUMA structure.
As part of a project called PARADYS[96], to parallelize a circuit simulator, we were lead by de-
sign to build up a shared memory. As an assist to the PARADYS infrastructure written in C++, and
transparent to this programming model, we developed a software layer in order to access objects
resident in the required shared memory. Such a software layer, coined ShMC++, is an implementa-
tion of our proposed device in a parallel environment across the gap between processing elements
and a shared memory.
Encouraging effects of ShMC++ have been measured, they depend on the shared memory access
rate also known as the memory pressure. The more computing resources are available for a growing
amount of work, the higher the memory pressure and hence the more visible the ShMC++ effects
are, which call for a good scalability. Measurements are reported in a specific paragraph which
show speedup increase varying from 16% to 78% before we conclude on follow-on developments.
iIt is generally admitted that the classical local cache memory accesses are much more frequent than shared mem-
ory accesses; our case is, in consequence, a worst case: if any benefit can be measured from it, better results could be
expected from the same kind of device applied to the classical memory wall.
iiPersonal communication of Sverre Jarp, Atlas experiment, CERN.
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D.2 Structured data across the wall ...
As argued in so many instances [45, 54, 57], the requirements are numerous to handle dynamic
complex data structure. However current designs (either at the processor or at the system level)
do not address the point in a satisfactory manner, witness vector processors or High Performance
Fortran inadequacies to exploit processor speed for these kinds of data. To give a concrete meaning
of the matter, it has actually been measured that on a superscalar processor, able to potentially run
5 instructions per cycle, the achieved rate for High Energy Physics (HEP) data is, in fact, 0.8
instruction per cycleii: data not being accessed at the necessary rate because too many indirections
have to be handled along the von Neumann bottleneck.
... hitting the memory wall, sooner As already underlined by J. Backus [16], such a von Neu-
mann traffic is heavily stressed as more indirections are required in order to obtain the actual data.
In consequence, the sensitivity to the wall is even more crucial for accessing data which are not
simply structured. The growing gap between processor and memory is indeed exacerbated by the
way we are using computers. In order to obtain an actual data for a given instruction, it can take
several, if not a lot, of different memory accesses, mainly due to the complexity with which data
are structured. For example, compressed sparse matrix, simple unstructured grid or basic operating
system control blocks are represented by such Complex Data structures.
Such data structures can become quite complex, their structures can even be dynamically changed
during the very run of the application. Such is the case for MonteCarlo simulation, due to its ran-
dom nature, and unstructured moving/adaptative grids when described by Dynamic Complex Data
structures. Transactional and data base manager control blocks are also Dynamic Complex Data
structures.
Memory gap: E-unit, I-unit Starting apparently with the STRETCH computer, a differentiation
has been made between the E-unit and the I-unit [25]. The Instruction unit (I-unit) was developed
as the largest portion of the STRETCH computer. One of the principal factors in achieving high
performance in that computer, was the ability of the different separate logical units (mainly the
I-unit and the E-unit) to operate independently and simultaneously. In that machine, the I-unit
had, as one of its two primary functions, to fetch and prepare every instruction executed by the
computer. The preparation of each instruction involved - among other things - the indexing to be
handled in order to access the required data for the instruction to be processed. Though quite a
breakthrough for the 50’s, the I-unit of the STRETCH computer (as well as current superscalars)
has no way to be parametrized neither for each indexing structure, nor for a dynamic change of
this latter during the run of the program. We have picked up that challenge, left since then, and
proposed a device dynamically allowing such an adaptation. In so doing, we have designed a
device allowing the I-unit to be parametrized for the indexing structure of each program and for a
dynamic change of such structures even during the very run of an application.
... vector processing Trying to obtain full benefit of processing power, the so-called superomput-
ers of the 80’s were providing vector instructions and pipeline structures to introduce concurrency
(or temporal parallelism) in array processing. Vector usage has however been limited by the fact
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that not all data can be presented under the form of a simple array. For this very reason, environ-
ments such as HEP computing have been inadequate candidates for vectorisation.
The proposed device can be viewed as a vector computing generalization for dynamic complex
data structures.
...a Third Stream Beyond the I- and D-Streams, which correspond to the two classical computer
elements, the instructions and the data, the proposed device implements a new stream.
The von Neumann machine accesses, in a similar manner, both I- and D-Streams within the com-
puter memory. But with the advent of the virtual storage concept and more sophisticated addressing
and indexing schemes in general, the concept of name takes a predominant role in modern systems
and leads to the idea of a new stream.
Our work thus identifies a new basic element of data processing in computers: the names which
are handled in our device as a third stream, which we call the N-Stream[95].
Two types of names are available in a digital computer:
1. Terminal names (i.e., direct addressing)
2. Non-terminal names, used in indirect addressing, objects of our proposed device.
Toward a generalized mapping device We now describe how we implemented the device pro-
posed in this study in order to handle the access to a shared memory.
Which extremity of the gap? It has well been advocated by Kozyrakis, Patterson et al. that
instead of putting more cache within the processing chip, it might be better to put some logic
within the memory chip, an approach coined IRAM[82]. For similar reasons, the proposed device
can be placed either within the processing chip (or close to it) or within the memory chip.
For practical reasons (e.g., we had no access to memory chip within the scope of our work), in the
two case studies given in this paper, our proposed device is located at the ’processor chip extremity’
of the considered gap, which doesn’t preclude, in any manner, such a device to be located on the
’memory chip extremity’ of the gap.
Handling data structures along the memory gap We now intend to describe how the pro-
posed device, a generalized mapping device handling the N-Stream, is to be implemented and
parametrized as well as its first quantified advantages. In the following paragraphs, we are dealing
only with how names are used/handled for accessing data (i.e. along the D-Stream) and we apply
our device along the memory gapi because it is the one potentially blocking the industry (cf. [171]).
Given the discrepancy between microprocessors performance increase of 80% per year and DRAM
speed increase of 7% per yearii, this leads to an enlarging gap, the effect of which is much more
exacerbated by dynamic complex data structures accessed in a non-local manner.
iTo show one application of our device, we have actually picked up the CPU extremity of the memory gap, just for
the sake of simplicity. Another, less conventional, approach would have been to take the other extremity of this gap,
namely the memory.
iiestimated by F. Baskett in his keynote address at the International Symposium on Shared Memory Multiprocess-
ing, April 1991
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Profiling of HEP applications[112] shows it clearly: in such environments, 50% of the time is spent
handling indirections in order to access the actual data.
The N-Stream, a new element of a computer Our device allows us to identify a third stream (in
addition to the classical ones introduced by Flynn, namely the instruction and data streams). These
two Flynn streams correspond to the two classical computer elements, namely the instructions and
the data, that the von Neumann machine accesses in a similar manner within the computer mem-
ory.
The first mechanism that comes to mind relative to the third stream is the concept of virtual mem-
ory, which is a replacement of names (or a substitution of names); indeed, a name belonging to
virtual memory is substituted for a name belonging to real memory. In other words, virtual mem-
ory is embodied as a mapping from the name of an object (generally a byte) to its position in real
memory. This is quite a common mechanism and the elements it is handling have nothing to do
with either instructions or data, but very specifically with names. Though quite simple in the case
of virtual storage, the succession of names dynamically mapped constitutes a name stream accord-
ing to our model. Other, more elaborate, structured name streams have been proposed as part of
this study.
Toward a taylorable I-engine The proposed model is differentiating between what could be
called the operational dimension (herein called the algorithmic part), i.e. the sequence of arith-
metic and algorithmic operations to be performed on data points and the addressing or indexing
dimension (herein called the declarative part) which supplies datapoints or objects. A separate
engine is provided to handle the structured data access which can perform the indexing function
and supply the data objects to a multitude of functional units (integer, multimedia, cryptographic
or floating point units, numeric intensive computing (NIC) engines for parallel computations ...),
doing the indexing asynchronously from the computational operations handled by the available
functional units.
Such a model, when optimized for different potential implementations, is leading to a general new
cache architecture.
From Havard ... to a three caches structure To help differentiating actual data from indexing,
(for the same reason the I- and D- caches have been differentiated), an N-cache is introduced as
part of the proposed device, in order to keep the most recently used data structures (i.e, indexing,
names), close to the processing unit. In that vein, the model we are using, departs from most of the
current cache structures, in that it splits up the data cache of the Harvard sturcture, into two distinct
caches: the names and the data caches. Splitting the data cache leads to an overall new cache ar-
chitecture comprised of three separate entities, the instruction, the name and the data caches such
as depicted in Figure 51.
Separating the data cache from the name cache has the advantage of eliminating interference be-
tween data and names references and allows more control over the way data are referenced, hence
departing from the locality of references, to a more realistic pattern of references. These two
characteristics represent the main departure of the used model from the Harvard architecture.
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Figure 51: Model of our device
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D.3 First case study: the CERN Benchmark Jobstream
During the first years of the 60’s, a number of studies have been conducted at CERN to obtain a
fairly detailed knowledge of High Energy Physics (HEP) computer workloadi [112].
Since then, that jobstream has given birth to a quantitative unit, known as the CERN unit, measur-
ing the power of quite different systems in handling High Energy Physics main programs. Selected
from the set of 35 original programs, four different physics program have been stabilized and run
on different processors. On two of these processors, namely the IBM System/370 Model 168 and
the Digital VAX/8600, this set of four programs took (about) the same time to run. These two pro-
cessors have consequently formed the reference defined as one CERN unit. From then on, CERN
units have been evaluated as the geometric mean of the ratio of any run of these four programs
(CRN3, CRN4, CRN5 and CRN12) on any other processor.
Instruction frequencies This study, though dating back to the 60’s, provides a list of System/360
machine instructions used while running the four programs. These instructions have been grouped
as follows:
1- Branches; 2- Compare, Shift, Logical; 3- Loads, Stores; 4- Move, Translate, Convert, Edit;
5- Control, I/O, Miscellaneous; 6- Fixed Point Arithmetic; 7- Floating Point Arithmetic;
8- Decimal Arithmetic.
We have gathered these groups into the appropriate architectural stream (either Instruction, I; Data,
D, or Name, N), they most likely belong to:
× I-Stream made up of instruction groups 1, 2 and 5 (though some group 2 instructions are
likely to be used to handle the N-Stream).
× D-Stream made up of instruction groups 4, 7 and 8.
× N-Stream made up of instruction groups 3 and 6, with instruction such as LPSW shaping
up more likely the I-Stream rather than part of the N-Stream in handling data access.
Note: Instruction groups 3 and 6 on CISC systems, such as the IBM System/360, represent
only a part of the activity required to access data and hence cannot be taken as representing
the entire activity of the Third Stream. Indeed, unlike RISC systems, CISC systems allow
most of the operands of the instruction set to address data points in memory. These CISC
operands can very easily embody one or two level of indirection to access the actual data.
This is typically taking care of some of the load along the von Neumann bottleneck, but is
so intermixed with the I- and D- streams that the overall computing profiling cannot identify
them. For want of something better, we will nevertheless take these two groups of instruc-
tions on the IBM System/360 as reflecting the Third Stream workload, keeping in mind it is
only a part of it.
iWe wish to give credit to the people at CERN and at IBM who, in the 60’s, have built up this Benchmark Jobstream.
It is thanks to their hard work of that time that we can have still today, a very reliable and stable example of performance
measurement.
We want also to thank Eric McIntosh (CERN) and Don Gibson (IBM), who, through personal communications, gave
us some thorough insights into this work.
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More recently, the primitive jobs of the jobstream have been run on the IBM ES/9000-900i,ii at
CERN, giving the following timings:
× CRN3: 35.27 sec
× CRN4: 2.44 sec
× CRN5: 32.31 sec
× CRN12: 28.79 sec
from which we obtained 20 CERN units for an IBM ES/9000-340ii, a system which has a processor
cycle of 9.5ns.
On an equivalent (though software simulated) architecture enhanced with an engine implementing
the proposed device, we obtain the following:
× CRN3: 19.39 sec
× CRN4: 1.41 sec
× CRN5: 16.41 sec
× CRN12: 13.51 sec
leading to a measurement of 38 CERN units.
Compared with the 20 CERN units of the base machine, this represents almost double a capacity
(i.e. a 90 % increase) with the proposed engine handling the N-Stream for the same system.
Note that, for these analysis and measurements:
1. the N-Stream has not been identified entirely, due to the CISC structure, as just explained;
2. all the cycles consumed within the proposed engine have been added, when it actually would
run in parallel with the operational dimension;
3. the structure assumed for the given machine has been ‘one instruction per cycle’; would
superscalar structures been involved, the achieved superscalarity would have increased as
well;
4. only the memory accesses through the D-Stream have been taken into account, not those due
to the I-Stream;
iRuns performed by Eric McInstosh and Harry Renshall (CERN), some knowledgeable colleagues Claude Guerin
and Michel Roethlisberger (IBM) as well as the author. Running conditions: IBM ES/9000-900 at CERN, VM/XA,
370/XA mode, compiler Fortran 2.5, opt(2).
iiThe IBM ES/9000-900 is a 6-way SMP, actual measurements were performed on one processor of this SMP, the
equivalent of an IBM ES/9000-340, the CERN unit expressing the processing capability of a SIxD architecture.
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D.4 A concrete case study: Accessing a shared memory
Previous measurements show (through software simulation) that a base architecture of 20 CERN
units, enhanced with an engine implementing the proposed device, we obtain 38 CERN units.
This represents almost double a capacity (i.e. a 90 % increase) with the proposed engine handling
the N-Stream for the same system.
Encouraged by such preliminary results, we developed a concrete case around a shared memory
access. Such an access is important for parallelism in multithreading environment as well as in the
perspective of a NUMA architecture. Computer architecture design: the different gaps Different
instances of memory gaps appear when trying to define an architecture, such as:
× the memory gap between processor and memory, very often the first to come to mind.
× the I/O gap between memory and hard disk.
× communication gap between multiprocessors, parallel processors or clusters (from then on
shortened ’Communication gap’).
ShMC++ motivations:
In the context of the Communication gap, access to a shared memory needs to hide the latency for
both read and write. This requirement is even more crucial for dynamic complex data structures
such as those handled in very large multidimensional data base as well as in fluid dynamics or high
energy physics. This second case study shows that a programmable access to complex data stuc-
tures (ShMC++) residing in a shared memory can substantially hide the latency. PARADYS Such
a programmable shared memory access (ShMC++) has been applied as an assist to a project called
PARADYS [96]: a scalable infrastructure to dynamically parallelize electric circuit simulation.
The circuit, described in Spice terms, is firstly partitioned based on the Toggle algorithm[78]. A
picture is produced of the different subcircuits that can be simulated in parallel, along with the way
they are chained.
Followed a grain adaptation which is done according to different parameters. When the actual set
of subcircuits to be run in parallel, (along with their dependencies) is settled, its representation
is placed in a piece of shared memory. This is the base for a data-driven scheduling, in order to
address proper scalability for parallel configurations in the thousands of PE’s.
Each participating PE is running an instance of a distributed scheduler. This distributed scheduler
keeps track of the advancement of the simulation based on the shared memory content, which re-
flects the overall status/mapping of the entire chain of subcircuits.
Control blocks implemented as tilesi within the shared memory are representing the subcirciuits
as well as the different signals required to simulate them. This set of control blocks resides in
shared memory as a set of tiles and forms the base from which firing rules are triggered, forming an
overall data-driven scheduling. Such control blocks being C++ objects, the firing rules are ideally
triggered by properly overloading an C++ operatori. A software prototype: ShMC++ As part of
PARADYS design, we were lead to build up a shared memory. As the local available hardware
iWe take the term tile in its general meaning as an element filing up with some others, the shared memory content.
iC++ overloading, allowing to freely modify operators semantic during read/write access to objects, has exten-
sively been exploited in our work as a mean to develop new type of object access, while remaining transparent to the
programming model.
D PUBLISHED PAPER: DYNAMICALLY MANAGING THE MEMORY GAP 311
algorithm
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algorithm algorithm
+ access + access
algorithm
+ access
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ShMC++ ShMC++ ShMC++
algorithm algorithm algorithm
ShMC++ ShMC++ ShMC++
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Shared memory
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Figure 52: Shared Memory access from C++: (a) classical, (b) with ShMC++
(an IBM SP2) doesn’t embody such a mechanism, we developed a home grown software-based
distributed shared memory. As an assist to the PARADYS infrastructure written in C++ii, and
transparent to this programming model, we developed a software layer in order to access objects
resident in the shared memory. Such a software layer, coined ShMC++, is an implementation, in
a parallel environment, of the proposed device along the gap between processing elements and a
shared memory. ShMC++ allows the parallel application to define the required tilings as well as to
program their access.
Figure 52 shows (a) a classical way to access shared memory, (b) the segregation, introduced
by ShMC++, between the algorithmic part written in C++ and the shared memory access, pro-
grammable through our device implemented in software as ShMC++. Effects on speedup We
exercised, on 2, 4 and 8 PE’s configuration, our implementation on different circuit size (partition-
ing in subcircuits of the same size). The experiment data show the variation in speedup which is
Number w/o ShMC++ with ShMC++ memory
of memory memory pressure speedup
subcircuits pressure speedup pressure speedup decrease increase
125 48 1.59 16 1.89 -32 +19%
252 49 1.64 16 1.92 -33 +17%
500 45 1.64 15 1.92 -30 +17.5%
1008 45 1.65 15 1.93 -30 +17%
1960 43 1.69 14 1.94 -29 +15%
4410 32 1.7 11 1.94 -21 +14%
Table 15: ShMC++ effect on speedup (2 PE’s)
calculated here as ØÚÙÜÛÝßÞáàâ?ãä
àâ åä
with T(1) being the elapsed time to simulate a given circuit on one
iiC++, even as standardized, does not offer a semantics in accessing shared objects either from different threads
within a process or from different processes running in parallel - either in an SMP or an MPP environment.
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PE, T(p) being the elapsed time to simulate the very same circuit in parallel on p PE’s.
Number w/o ShMC++ with ShMC++ memory
of memory memory pressure speedup
subcircuits pressure speedup pressure speedup decrease increase
125 96 2.47 32 3.68 -64 +49%
252 95 2.65 32 3.74 -63 +41%
500 93 2.66 31 3.75 -62 +41%
1008 85 2.71 28 3.80 -57 +40%
1960 71 2.74 24 3.82 -47 +39%
4410 54 2.84 18 3.85 -36 +35.5%
Table 16: ShMC++ effect on speedup (4 PE’s)
Number w/o ShMC++ with ShMC++ memory
of memory memory pressure speedup
subcircuits pressure speedup pressure speedup decrease increase
125 247 3.83 82 6.86 -165 +78%
252 228 4.06 76 7.2 -152 +77%
500 197 4.24 66 7.25 -131 +71%
1008 153 4.24 51 7.2 -102 +70%
1960 125 4.46 42 7.46 -83 +67%
4410 114 4.6 36 7.52 -78 +63%
Table 17: ShMC++ effect on speedup (8 PE’s)
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Note that,
1. the measured effects are typical of the relative speed between the given processors and the time
to access the shared memory (a home grown software distributed structure);
As one can notice, the speedup increase is directly correlated with the number of shared
memory access per second (i.e. the memory pressure). It is coherent that the more the
memory is sollicitated, the more benefit one can expect from the proposed model.
2. when parallel resources are fixed for a growing number of subcircuits (sizeup), the gain starts
to stall, as if the system was choking;
3. further analyses are required in order to figure out a predictive model of ShMC++ benefits.
D.5 Conclusion
The memory wall in front of us can be greatly battered, specially in accessing the worst case:
complex structured data, through the use of tailorable I-units. Indeed, making available an I-unit
dynamically tailorable to complex structured data, allows to alleviate data accessing and to sub-
stantially narrow the memory gap. Considered case study, focusing on shared memory access, is
an encouraging sign that further works should be pursued in that direction.
Indeed, explicitly handling the N-stream on either extremities of the memory gap, allows substan-
tial gains mainly due to the decrease of traffic it brings along the von Neumann bottleneck. The
proposed device makes it possible to elaborate a general scheme suitable to both extremities of the
different memory gaps facing current computer designs.
Further analyses and implementations are currently underway to exploit such an approach for the
benefit of a NUMA structure.
D.6 Acknowledgment
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E Taxonomy: some more
E.1 Introduction
Beyond the to-be-published article inserted as Chapter 8, as part of the project conducted at Univer-
site´ de Genee`ve, other taxonomic or descriptive facettes have been investigated, which is making
up this appendix.
E.2 Beyond Skillicorn’s scheme
Figure 64 gives a view of the approach introduced by Skillicorn i, followed by Figure 65 which
gives - for comparison purposes- a detailed view of a von Neumann abstract machine described
with our model.
Estate is a name space equivalent to Skillicorn ’s “state flow of control”. It is continuously
updated and contains the current state of the system which is then used to ‘filter’ Ecpu.
Ecpu is a name space which contains all the digital values defined to the system as basic operation
codes. Filtering such an Ecpu by Estate consists in selecting the then valid operation codes
based on the current contents of name space Estate.
Estrin is a name space used for communicating between the two streams (instruction and data).
It can be implemented in a great variety of forms, such as Queues or Stacks.
the “movements” between all these entities, expressed as a functional flow of “address/instruction”
and “operand address/operand” in Skillicorn taxonomy, are in our model, expressed as the
valuation function æ , which provides the contents of a given container.
Overall, beyond incorporating Skillicorn’s taxonomy in a more detailed and accurate way, our
model allows us to also introduce such key components of a computer system architecture as:
× the operations codes,
× the machine states,
× the means of communicating between the different streams,
as well as
× the operand/instruction fetching/storing
and
×
... memory hierachy mechanisms
as detailed in the following paragraph.
iThe IP, DP elements of Skillicorn’s taxonomy, have been inverted in the Figures of this project to comply with the
implicit order introduced between I and D streams by Flynn’s taxonomy.
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E.3 Broadening Flynn’s Taxonomy
Using our model, we can depict various computer architectures as laid out in the attached Figures
66-69:
× Figures 67 and 69 show both tightly and loosely coupled multiprocessors, using our model.
For comparison purposes, Figures 66 and 68 depict the equivalent possibilities offered by Skil-
licorn’s approach. One can visually recognize that, comparatively, our model formalize:
× the concept of switches, combinings gsw n:n,
× the hierarchies of memory, mappings Ùæﬃç disc æGÝè{é
× the flow of information between the different components, via various mappings,
× the available instruction sets, spaces ê cpu,
× the sequentiality of the I-Stream(s), spaces ê strin,
× the state of the processors, spaces ê state.
The next Figures depict:
× a scalar machine (identical to the von Neumann basic machine, previously depicted), i.e.
part of the SIONSD class of architecture (Figure 70);
× a superscalar machine, in which several mdata’s are handling different data in parallel
(hence we are dealing with SIONMD class of architecture), the parallelism on data being
implicitly at the charge of the compiler (Figure 71);
× the same potential being offered by the vector class of machines, but with the addition of
a complementary set of operation codes ( ê vector) catenated by a combining gcat with the
scalar set of operation codes ê cpu, allowing the explicit expression of parallelism on data
(Figure 72).
With the Flynn’s taxonomy, all classical processor’s architectures so far considered can easily be
classified according to the layout depicted in Figure 62. Using our model, however, it becomes
clear when considering ”dataflow” type of machines (cf. Figure 59), that no ”instruction stream”
is involved in such configurations, but only ”data streams” (mdata’s) in relation to each others via
a combinings. As introduced in Chapter 8, thanks to our model, we can extend Flynn’s taxonomy,
with a new class:
OIMD no instruction, multiple data streams.
The reality of OIMD class of machines can be evidencedi if we consider:
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SISD as the machines in which mdata and mstrin are handled synchronously,
SIMD as the machines in which there is an attempt ‘to execute several instructions per cycle’ (us-
ing everyday language) with mstrin still imposing a ”beat” (or a cadence, or more classically
a ‘clock step’), i.e. an ordering according to the terms of our model,
OIMD as the machines in which mdata’s are totally ”free” of any mstrin, hence having no ”refer-
enced beat”; machines commonly known as ”dataflow machines”.
iThis difference is further outlined in section E.6 page 321, by the different values taken by ordering m(Estrin)
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E.4 Some newly classified architectures by a deepened Flynn’s taxonomy
Figure 75 shows how our proposed taxonomy allows us to classify the different classes of machines
as advocated by Shore [157]:
× class I and II being part of the SIONSD class of architecture,
× class III being part of the SISNSD class of architecture,
× class IV being part of the OIONMD class of architecture,
× class V being part of the OISNMD class of architecture,
× class VI being part of the OIMNMD class of architecture.
Figure 76 depicts:
× where the different classical computer architectures can be classified in the newly proposed
taxonomy,
× new types of architectures that our taxonomy allows us to suggest (labelled as ”to-be-
designed” on the given Figure):
1. Symbolic processors: OIMNOD,
2. non-von Neumann data-flow machines: OIMNMD,
3. non-von Neumann graph reduction machines: MIMNOD,
4. non-von Neumann SISD machines: SIMNSD,
5. non-von Neumann SIMD machines: SIMNMD,
the non-von Neumann character of which will be more extensively covered in Section 14.2 page
191.
One can also notice that the proposed taxonomy allows us to discriminate, for example, between:
× the Cray-1 machine providing vector functions but no virtual storage (hence part of the
SIONMD class) and the IBM 3090 with Vector Facility providing vector functions and vir-
tual storage (hence part of the SISNMD class).
× von Neumann machines without virtual storage (SIONSD) from von Neumann machines
with virtual storage (SISNSD).
Our model allowed us to propose a new engine to handle it under the form of orderings, mappings,
combinings and disc structuring the Third Stream. It also allows us to describe different variations
of the proposed new engine:
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1. structuring exclusively a D-Stream, as depicted in Figure 77 showing a SISNSD Shemot
structure handling access to data in a memory hierarchy,
2. structuring an I-Stream, as depicted in Figure 78 showing another SISNSD Shemot structure.
This allows us to classify new machines as part of the SISNSD class of architectures proposed in
reference [95], itself exposing other classes of architectures such as SIMNMD.
Figures 79 and 80 are just depicting other styles of architectures:
1. an associative processor embodied in a SIMNMD architecture,
2. a systolic array processor, part of a SIONMD architecture,
the heterogeneity of which, suggesting a potential usage of the proposed model as a tool for teach-
ing architecture.
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E.5 Taxonomy per se: summary
Classifying computer architectures becomes a basic need as more elaborate, sophisticated and
diverse parallel environments are emerging. The proposed taxonomy covers much larger aspects of
computer structures than its predecessor, especially in broadening and deepening Flynn’s approach.
It has also been suggested new architectures to be designed as depicted in Figure 76 page 369;
actually five new classes of architecture are thus to be investigated.
The same model is used in the following section ”Infra-taxonomy” to suggest how hardware imple-
mentations can be described at a lower level than Flynn’si. Then follows some concise description
of further studies, dealing mostly with logical structure. It is also expected that beyond mere clas-
sification and description our model is opening up new ways to compare and quantify architectures
which should lead to a brand new set of activities which are beyond the scope of computer sciences
per se.
iFollow-on works are also being currently conducted to handle with the proposed model, Shore’s and Hockney
and Jesshope’s approach.
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E.6 Infra-taxonomy
The proposed taxonomy dealt with the same level of hardware implementation as Michael Flynn
has covered, while broadening and deepening it. This section is proposing to show how, using
our model, attributes of some computer architectures considered to be at a lower level, can help
differentiate between otherwise very similar machines. Foreseeable follow-ons being currently de-
veloped, would show how one can handle the Shore’s taxonomy as well as to suggest a structural
notation, in the vein of Hockney and Jesshope ’s ASN [64].
As a summary of the potentials of the proposed taxonomy, attributes of different computer ar-
chitectures can be established as in Table 1, in which for each considered computer architecture,
columni specify:
m(Estrin) the way instructions are provided to mdata’s
mapping the number of mappings
combining the number of combinings
gsw the type of combinings
used in the hardware implementation.
In the Taxonomy I N D columns,
mstrin specifies the number of mstrin
mnames specifies the number of mnames
mdata specifies the number of mdata
corresponding respectively, to the Instruction, Name, Data streams available at the ‘Taxonomy’
level for the given machine.
In a similar manner, the Software Interface columns specify
Estate the type of states
Card(Egreg) the size of Egreg name space, hence the number of general registersii
iwith
n/a standing for ‘not applicable’.
- meaning that the given element is not defined as requiring a specific value for the given architecture.
n in columns under Software Interface meaning that the software can freely define any number of elements of the
given type.
0 S M standing for the different quantities of, respectively, Instruction, Name, Data streams present in the given
machine.
iiThough given as 16/32 for several lines, Card(Egreg) has exceptionally reached the value of 48 for some imple-
mentations.
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Card(Evreg) the size of Evreg name space, hence the number (if any) of vector registers
ordering the number of orderings m
mapping the number of mappings f
combining the number of combinings g
that the given computer architecture makes available to software.
One can notice from the attributes of different architectures included in Table 1 that:
× Shared architectures such as von Neumann tightly coupled processors, type 2 array pro-
cessors and graph reduction machines, though spread through different classes at the ‘Tax-
onomy’ level, can be gathered together at the ‘infra-taxonomy’ level, being identified by a
common gsw 1:n combining.
× Distributed architectures such as von Neumann loosely coupled processors, type 1 array
processors and dataflow machines can similarly be identified at the ‘infra-taxonomy’ level
based on their common gsw 1:n-1 combining.
× Caching structures can be differentiated at the ‘infra-taxonomy’ level based on the type of
combining it provides: none for a Princeton structure, a gsw 2:1 for a Harvard structure and
a gsw 3:1 for a Shemot structure[95].
× Pipelined and non-pipelined machines have a different ordering m(Estrin) for their name
space Estrin: mseq providing instructions to the mdata’s in a sequential manner, mpipe
providing instructions to the different mdata’s in a ‘cascade’ manner.
The difference between SIxNMD computer architectures can be established at the so-called infra-
taxonomy level:
× Register-oriented vector architectures can be identified based on the value of their respective
Card(Evreg) being different from 0, such as the Cray 1, the Cray X-MP and the IBM 3090-
VF, while the CDC Cyber 205 having its Card(Evreg) with a value of 0, is loading/storing
its vectors directly from/to memory.
× Both the CDC Cyber 205 and the IBM 3090-VF have a name stream, in the form of a virtual
storagei, while the Cray’s have none.
× The Cray-1 and the Cray X-MP have a difference in their Software Interface, a Cray X-
MP providing for software a combining under the form of a specific instruction: the Scat-
ter/Gather operation.
× The IBM 3090-VF being, on the other hand, a general purpose computer, provides at its Soft-
ware Interface, the possibility to specify different mappings, such as the prefixing and the
virtual storage; the interpretive mode (the sie instruction) intrinsically providing a combining
go.
iThough not considered as such, based on the previously established criteria, a virtual storage is a name stream,
even if it is at its minimum. Further study is under way to classify the different kinds of name streams.
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× Both the IBM 3090-VF and the Cray’s have a special Estate in the form of a ‘vector state’, a
special register (respectively vmr and vm) allowing the selection of the vectors subject to the
operations following.
× Superscalar CISC’s such as the IBM 9000-711 and the Intel Pentium Pro have introduced
‘superscalar-like’ structure based on specific orderings m( Estrin), respectively called mvgpr
and mrat for ‘Virtual General Purpose Registers’ and ‘Register Alias Table’, which didn’t
exist in the preceeding machines, the IBM 9000-520 and the Intel Pentium which embodyed
more classical mseq orderings.
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The argument we have developed for the existence of OI.... class of machines, (cf. paragraph
E.3 entitled ”Broadening Flynn’s Taxonomy”), is appearing at the level of this table, when one
considers such SIONSD exemplified by a combining mseq in a ‘von Neumann uniprocessor’,
SIONMD exemplified by a combining mpipe in a ‘Cray-1’, and OIONMD exemplified by no
m(Estrin) in a ‘dataflow machine’.
Massively Parallel Processors (MPP for short) can be quite different systems, (cf. E.7.3 page
326): some are SIONMD types of structure such as the Thinking Machines Connection Machine
2 (CM2), some others such as the KSR-1 has a MIONMD structure with a very elaborate type of
connection, the IBM SP2 is itself made of a set of nodes connected by a SP Switch, gsw hps (cf.
Section E.7.4 page 326 for more details).
E.7 Further studies
Future studies could also consider using the proposed model for higher levels of architecture such
as the ones built up by operating systems as well as the aggregations of machines providing het-
erogeneous systems (like the preliminary analysis done in E.7.4 page 326).
It is also expected that our model should allow one to go beyond mere classification schemes in
opening up ways to compare and quantify architectures which should so lead to a brand new set of
activities beyond computer sciences per se. In the following sections, we are showing some such
possible paths to investigate.
E.7.1 RISC vs CISC
Our model can be used to synthesize the famous debate regarding RISC versus CISC by the fol-
lowing items (cf. figure 81):
Card(Ereg) being at best 16 for CISC and larger than 32 for a RISC machine.
Card(Ecpu) being quite large for CISC and so called ”reduced” for RISC.
operand addr being valid for any CISC instruction, and being reduced almost to Load/Store in a
RISC machine.
semantic gap formalized by O(fcompil), quite large for RISC and several degrees smaller for
CISC.
E.7.2 From Princeton to Shemot caching
As introduced in [95], several cache architectures can be designed, the three major ones being
depicted with our model, in Figures 82, 83, 84. The differences between each of these structures
already rely on the number of streams involved but mostly in the complexity of the combinings
gsw: inexistent for a Princeton structure, it is a 2:1 for a Harvard structure and finally a 3:1 for a
Shemot structure.
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E.7.3 Systems description
Several systems are described using our formalization, as depicted in the corresponding Figures:
× IBM System/390 Coupling facility, Figure 85, is a very elaborated system providing a per-
manent (i.e non-volatile) shared structured storage ê ses. The structure (i.e the ordering of
space ê ses) provides three kinds of objects ordered by (mList,mLock and mCache) order-
ings, the implementation of which is totally ignored by the participating systems. The latters
access this ê ses via a set of messages fmsg passing through two combining switches: one
software gxcf and one hardware gsw n:n.
× The Connection Machine CM2, Figure 86, is with a special set of instructions ê paris used
as a means of communication between the host node and the array processors and two com-
bining switchesi. A context-flag represents the status of each array processor, which enables
to know if it can be selected or not for Paris operations, as depicted in Figure 86.
× Kendall Square Reserach 1, Figures 87 and 88, provides quite a different architecture which
has a MIONMD structure with a very elaborate type of connection via a hierarchy of n
switches gsw 1:z, known as Rings, hence made of a large set of connected caches, themselves
forming a Cache-Only Memory Architecture, (COMA). A Search Engine keeps track of
the placement of the different data based on internal tables SET playing the role of Estates
for the configuration.
× The IBM SP2, Figures 89, is itself made of a set of nodes connected by a SP Switch, gsw hps
(cf. Figures 89-92), in charge of the communications between the different nodesi, software
Routing Tables RT representing the Estate of the different participating nodes, (cf. Section
E.7.4 page 326 for more details on this heterogeneous configuration).
E.7.4 Heterogeneous Systems
More recently, a taxonomy of heterogeneous systems has been advocated [38]. In order to better
classify the growing availability of configurations with various heterogeneities such as:
× different types of architectural and quantitative models being part of a given system,
× different parallelism modes being available at different moments on a given machine,
we propose to introduce three more general parameters PM, AM and QM, described as follows:
× By parallelism modesi PM, it is meant the different types of parallelism a given machine
can provide (such as vector, superscalar, dataflow, systolic as well as other types of SIMD,
iThe CM5, a further configuration of the same type of system, provides as part of its Software Interface, four
combining switches (reduction, parallel prefix, parallel suffix and router-done).
iAt another level, proper software routines provide quite a different m(Estrin), in the form of message passing
collective communications mpi cc. This is an indication that our model can be used at other levels of a computer
architecture such as the description of an operating system structure.
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MIMD systems - or even xxSNxx, xxMNxx ones as developed in Chapter A new engine
and its languages: NL/1.
× By architectural modelsii AM, is meant the different machine architectures (the logical
view(s) available in the given system, i.e. the programmer’s view(s)) such as IBM POWER2
or Intel i860, for example.
× By quantitative modelsii QM, is meant the different quantitative machine characteristics such
as:
– clock speed (rough speed of the machine in [38]) which, in our model, is the number
of mstrin handled by unit of time.
– superscalarity (not covered by [38]) is Card(mdata).
– latency, classically defined as the time to send a message (or to access a datum) of
length zero, is, in our model, the time needed to handle the valuation æ (or the succes-
sive æ -disc required along the given memory hierarchy).
– bandwidth is the number of bytes transferred by unit of time, when direct access is set
(i.e after valuation æ is handled).
In that way, the same AM driven by different clocks represents different QM.
Figures 89 - 92 are depicting such an heterogeneous environment for an IBM RISC/6000 Scalable
POWERparallel System (SP2 for short), for which
PM is made up of 5 different parallelism modes:
1. Card(mdata): the level of superscalarity,
2. (Empi,fmpi,gmpi cc): the Message Passing Interfaceiii, along with its mapping and
combining,
3. Ehpf: the High Performance Fortran data-driven parallelism,
4. Epfs: the parallel access to data in a file managed by the Parallel I/O File System,
5. (Evsd,fvsd): the shared-data structure provided by the Virtual Shared Disk device
driver.
AM is made up of 2 architectural models:
1. EPower
2. EPower2i
iReference [38] uses the term execution modes for these parallelism modes, we prefer this latter expression which
sounds more explicit.
iiThis differentiation between AM and QM is a further discretization between a fairly large variety of attributes,
than proposed in [38] under the term of machine model.
iiiOther message passing libraries such as MPL, PVMe, Linda and Express exist on the SP. For the sake of simplicity,
we take into account only the emerging standard: MPI.
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corresponding respectively, to the Power and Power2 instruction sets.
QM is made up of 3 quantitative models:
1. SP1 (62.5 MHz),
2. thin(L2 cache, 66MHz),
3. wide(66 or 77MHz),
which are the 3 different mstrin/t available.
An SP2 system would hence be described as a P5A2Q3 heterogeneous system.
ias of the period: end ’95-beg ’96
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E.7.5 Architecture: the logical side
Under the term ’architecture’, both Flynn and Skillicorn have only detailed internal structures of
computers, that is the physical structure; our model allows us to describe other types of architec-
ture, as described Chapter Taxonomy. Examples could be the system architecture, the software
architecture (i.e. the programmer’s view) or resources management (i.e. the operating system
structure).
We suggest in this paragraph that both the programmer’s and operating system view of ”architec-
ture” (i.e. the logical part) can benefit from our model. As depicted in Figure 65, the semantic
value of ’architecture’ also very frequently contains what our model introduced as mappings fdata,
and fcpu. This corresponds merely to the virtual views of storage, formalized in the form of sev-
eral name spaces mapped into real resources by different mappings, actually managed by operating
systems, and made available to programs hence being part of the algorithmic plane as seen from
the Programming model.
Another interesting view is the set of names available to programmers which is formalized as the
higher name space in fdata, part of which is usually mapped to a set of general registers, formalized
as Ereg.
E.7.6 The seven classes of memory management
As depicted in Figures 54-95 our model allows the description of different memory managements:
× Array processors are formalized with our model (cf. Figures 56 and 57) through the fol-
lowing sentences:
è{ëﬁì í¡î"ï ð¸ñ òuóéIôõöï öï èÎë=ì÷ö
ø	ó;ùúõ8û;ø[ìpü ýßþLØø bû"ô "ï

þ Øø bû"ô ë(128)
è{ëﬁì ï î"ï ð¸ñ òuóékôõöï öïVèúë=ì÷ö
ø	ó;ùúõ8û;ø[ìpü

þ Øø bû"ô ë (129)
Actual implementations such as in the Connection Machine 2 depicted in Figure 86 also
embody mappings:
	
û
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
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iø	û êékóYø[öû (130)
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ﬁ (132)
composed by a classical combining go.
Array processors are thus characterized by mappings and combinings.
× Associative memory is formalized with our model (cf. Figures 79 and 95) through the
following sentence:
ﬃ !!"$#
ð 
!!"$#&%')(%+*-,./#&#0,1!! ("2ﬃ ,ﬃ "4356,7,ﬃ ,8-(!
 (133)
Associative memory is thus characterized by one ordering massoc allowing to define spaces:
êëIëﬁékó÷îÞÒÙ
ôﬀëIëIékóÝ (134)
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× Cache-Only memory is formalized with our model (cf. Figures 87 and 88) through the
following sentences:
	:9
 bûIë;ø	é£ð ê¤ëVõ8óóùiûÑê¤ó (135)
ê;
,
î
8
ð Ù ê
7'"$#07 #0#=<>,
Ý?@
%8
?
8 (136)
. It is thus characterized by one mapping and several combinings gRings.
× Distributed memory is formalized with our model (cf. Figure 94) through the following
sentence:
ê
!A
ð Ùê
AB,C
çÑü?ü@ü¡çê
AB,18
Ý
ﬃ D%!(3=%'EF$(, (137)
with the ordering mdistribute between the different memory as a combining:
è{Ø¤ì÷ö
ø	ó;ù ð¸ñ ô

öë=ø köõGiø	û (138)
It is thus characterized by one ordering implemented by one combining, the switch fabric.
× Shared memory is formalized with our model (cf. Figure 93) through the following sen-
tence:
ﬃH)("ﬃ
ð Ù æﬀç
"AB,ﬁ3)(%'"8
çﬃæGÝI?
" (139)
Shared memory is thus characterized by one ordering and one combining, go.
× Shemot type of structure provides a memory management (cf. Figures 77 and 78) that the
user can dynamically define with appropriate sentences of our model, thus offering as many
orderings, mappings or combinings as needed.
× Structured element storage is formalized with our model (cf. Figure 85) through the fol-
lowing sentences:
ô ØKJpØ ð Ù
ôóóùiûYçôﬀ öë;ø8çÕôﬀéyóLÝè) öë=ø (140)
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8 (142)
It is thus characterized by one ordering and several combinings.
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Management memory structured involved involved
of memory with orderings mappings combinings
(m) (f) (g)
Array processors (fextended gsw n:n
fvproc relative gsw 1:n
fnormal) go
Associative mem. massoc
Cache-only fPresto gRing0,
memory fpsm gRing1,
gRing2
Distributed mem. mdistribute
Shared mem. matom go
Shemot any defined any defined any defined
by user by user by user
Structured mSES gxcf,
Electronic (mcache, gsw n:n
Storage mlist,
mlock)
Virtual storage f xlation
Table 19: Memory managements classification
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× Virtual storage has been used as a first instance to exemplify the Third Stream. It is formal-
ized with our model (cf. Figure 54) through the following sentence:
M T
7')(%'"-8
ð ê
3,ﬁ7
çﬃê
*$%3(FU7 (143)
Virtual storage is thus characterized by one mapping.
These characteristics can be summed up in the following table:
in which the following seven classes of memory management can be identified:
1. m memory management in which only ordering(s) are involved, such are the cases of the
Associative and Distributed memories.
2. f memory management in which only a mapping is involved, such is the case of the Virtual
storage.
3. g memory management in which only a combining is involved, such is the case of none of
the considered cases.
4. mf memory management in which an ordering and a mapping are involved, such is the case
of none of the considered cases.
5. mg memory management in which orderings and combinings are involved, such are the
cases of the Structured element storage and the Shared memory.
6. fg memory management in which mappings and combinings are involved, such are the cases
of the Array processors and the Cache-Only memory.
7. mfg memory management in which all three operations are possible orderings, mappings
and combinings, such is the case of a Shemot machine.
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E.7.7 Tree-like classification
One way to classify computer architectures, is by a tree structure, as depicted on Figures 96-102.
The Artefacts are firstly subdivided (cf. Figure 96) according to the number of I units (hence I-
Streams), then according to the number of D units (hence D-Streams) and finally according to the
number of N units (hence N Streams), which leads to the following classes:
× Non-Computers (no I-, D-, N-unit),
× Symbolic-driven computers (no I-, D-unit; single or multiple N-unit(s)),
× Data-driven computers (no I-unit; single or multiple D- and N-unit(s)),
× Analog computers (no I-unit; single or multiple D-unit(s); no N-unit),
× Turing machines (single I-unit; no D- and N-unit),
× von Neumann Machines (single I-unit; single D-unit; no N-unit),
× SIxNMD Machines (single I-unit; multiple D-units; no, single or multiple N-unit(s)),
× MIxNMD Machines (multiple I- and D-units; no, single or multiple N-unit(s)).
Based on the number of N-units, the von Neumann Machines are further subdivided in Figure 97,
leading to the two following subclasses:
1. the basic von Neumann machines with no N-unit (i.e. no N-Stream),
2. the von Neumann machines with a single N-unit providing a virtual storage,
3. the von Neumann machines with multiple N-units that are machines suggested by our model,
and which are yet to be designed.
Based on the number of combinings, the SIxNMD Machines are further subdivided as depicted in
Figure 98, leading to the following three subclasses:
1. type 2 array processors with a gsw 1:n type of combining switch,
2. type 1 array processors with a gsw 1:n-1 type of combining switch providing a means for
SIONxD class of processor to communicate,
3. systolic array with a gsw 1:n-1 type of combining switch providing a means for SIONOD
class of processor to communicate.
The SIxNMD Machines with no combining switch are further subdivided as depicted in Figure 98,
leading to the following three subclasses:
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1. superscalar CISC machines, for which an out of sequence ordering is structuring the I-
Stream (with its counterpart) to re-sequence the results,
2. superscalar RISC machines containing no specific space for explicitly handling the paral-
lelism on data,
3. SIxnMD vector machines with a specific space êûﬁó8ø	é  to explicitly specify data parallelism.
Based on the number of N units, SIxNMD vector machines are further subdivided as depicted in
Figure 99 leading to the different types of vector machines:
× No N Unit: leading the Cray type of machines when specific registers were available (i.e
with Card( ê vreg different from zero);
× Single N Unit: leading to Vector machines with a Virtual Storage, either the CDC Cyber
205 with Card( ê vreg = 0, or the IBM 3090-Vector Facilty with Vector Registers, i.e. with
Card( ê vreg different from zero;
× Multiple N Units: opening a path for designing a new type of machine as suggesed by our
model.
The MIxNMD machines are further subdivided in Figure 100, into:
1. Networked MIxNMD machines, those with a êﬀïû;ø ,
2. Switched MIxNMD machines, those with a combining switch.
Depending on the type of combining switch, the Switched MIxNMD machines are thenselves sub-
divided into:
1. Shared Memory machines,
2. Distributed Memory machines.
The Switched MIxNMD machines are further subdivided in Figure 101 based on:
1. a combining switch gsw 1:n: the shared memory machines,
2. a combining switch gsw 1:n-1: the distributed memory machines.
These two types of machine can benefit from our model as the x in their common MIxnMD
qualifier is suggesting it. Such an investifation is certainly required in order of narrowing the
Communication gap between multiprocessors, parallel processors or clusters, refer to Sections
D.4 page 310 and 16.6 page 223 for more insight in this matter.
The Networked MIxNMD machines are further subdivided in Figure 102 based on:
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× the type of ordering provided by the given network.
All these types of machine can also benefit from our model as the x in their common MIxnMD
qualifier is also suggesting it. Such an investifation is certainly required in order of narrowing the
Communication gap between parallel processors or clusters, refer to Sections D.4 page 310 and
16.6 page 223 for more insight in this matter.
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E.8 Concluding remarks
In summary of this taxonomic aspect of our project, it can be outlined that beyond:
× Taxonomy per se that our model allowed to enlarge compared with Flynn’s approach,
different other aspects such as:
× an infra-taxonomy,
providing comparable descriptive items as those developed by Hockney and Jesshope [64] with
‘An algebric-style structural notation (ASN)’ but based on a theoretical model which goes beyond
in allowing
× a comparison between architectures,
× a description of cache structures,
× a system description,
× a taxonomy of hetereogeneous systems,
× a descriptive tool for logical architectures,
× a classification of memory managements,
as well as:
× a tree-like classification.
As mentionned regarding Figure 76, this model also suggested several new architectures to be
investigated.
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F Toward handling data irregularities in a parallel environ-
ment
Project PARADYS, as reported in the first part of this document, in a first promising step toward
handling data irregularities in a parallel environment. These measured results should be sufficient
an incentive for more thorough studies to be carried out.
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G Toward symbol processing
G.1 Introduction
Artificial Intelligence (AI) is dealing with all human activities for which no standard method is
known. In that way, if computing is mainly dealing with information processing, AI is concentrat-
ing on all the other cases where simple standard methods (i.e. algorithmic) can not be applied.
These cases are in fact quite common, even in such trivial activities as reading: how does our cog-
nitive system resolve the ambiguity that is encountered so often in that activity? This is one of the
problems raised in AI.
Classical programming languages allow one to communicate with the machine in an algorithmic
manner giving orders to be executed/realized. In AI, heuristics or substitution rules are replacing
algorithms.
These substitution rules must take into account the characteristics of the problem during process-
ing: they must take into account data as well as context.
In other words, substitutions in the case of AI, are context driven.
G.2 Expert systems
For a certain number of years, its has been recognized that a main component has been missing in
all the current programs: knowledge, the expert ”know-how” based on an accumulated knowledge
throughout the years (i.e. by experience), what was called ’wisdom’ in ancient times.
Expert systems, are trying to find facts which are not registered in the fact base and that could be
deduced from the already known facts.
Expert systems are made up of two independent parts:
× a knowledge base
× an inference engine.
The knowledge base expresses the ”know-how” of an expert in a given domain. It is made up of a
set of facts and of a set of substitutions.
The inference engine is using these substitution rules to eliminate ambiguities, i.e. to produce new
facts from the already known facts.
G.3 Knowledge base
Let the knowledge base be made up of two parts:
× Initial facts base: H,K
× The substitutions rules base:
R1 A - V E
R2 B - V D
R4 E and G - V C
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R5 E and K - V B
where ”A - V E” means ”A can be substituted by E”.
The inference engine is there to induce new facts from the facts in the base using substitutions
rules, such as the so-called ”modus ponens”:
If p is true
and if
p - V q
p can be substituted by q
then
q is true
In other words, the inference engine ’carries over’ the syntactic structure ”p is true” into the new
sentence ”q is true” in using the subtitutions rule named ”modus ponens” which allows to substitute
p by q.
G.4 Production rules
Substitutions rules part of the knowledge base can be ”manipulated” by operators building up either
Propositional Calculus
or
the logics of the first order
or
both.
G.5 Object oriented processing
Knowledge representation formalisms rely on object concepts to exploit their attributes such as
weight, color, value, etc ..... These objects are grouped into classes, abstract entities, each item
possesses characteristics representing identical properties and/or behaviors. Each object is consid-
ered as representing its class. Classes can be organized in a hierarchy, the properties of the lower
class objects being inherited from upper class objects. This leads to modularity as well as concise-
ness while providing a great conceptual simplicity.
The object oriented formalisms have been quickly extended to specify in an unified manner,
classes, procedures, as well as processing on these objects. This allows, through the description of
a class, to tightly associate a structural description as well as the related possible processings. The
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latter are often called methods or procedural attachments of the given objects class. A valuation
principle is applied based on the concept of message propagation. Indeed, when an object receives
a message, this latter triggers, depending on its nature, the activation of one of the methods of the
given object. Results are sent back under the form of messages to other objects to complete the
overall operation. The user only knows the finality of the desired processing and keeps ignoring
the way methods are programmed within objects. That is a new vision of programming, introduced
mainly by the SmallTalk project at Rank Xerox [159], through which a world of entities was cre-
ated, which contain at the same time their own description and the methods that they can recognize.
Through the concept of objects one of the limits of classical programming which dissociate these
two components, is bypassed.
This object oriented concept has progressively emerged as facilitating in addition knowledge rep-
resentation, with the appearance along the years, of a certain number of more and more abstract
(hence more and more general) formalisms:
1. Quillian semantic networks ([135])
2. Minsky frames or schemes ([120])
3. Schank conceptual dependencies ([154])
as well as
4. Sowa conceptual graphs ([163])
to mention the best-known ones.
G.6 Meta-knowledge
In expert systems models, the knowledge base and the facts base are specific to the given exper-
tise domain. On the contrary, the inference engine is general and can be used in quite different
applications, from medicine to geology. Could the inference engine be considered as a universal
deduction mechanism?
In current state of the art, several inference engines exist, many of them being quite different in
their principles as well as in the types of reasoning they are modelling.
In particular, there is a fundamental difference between an approximate reasoning, the result of
which can be erroneous and a precise reasoning which goes nowhere, but which gives a result
beyond-any-doubt when it converges. Some expert systems are modelling the approximate reason-
ing:
× Emycin (medicine)
× Litho (geology)
× Tom (agronomy)
Other expert systems modelize precise reasoning.
Up to now it has not been possible to build up systems modelling precise complex reasonings and
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approximate reasonings. In fact, we are dealing with systems more or less specialized in one type
of reasoning or strategy.
As these strategies or reasonings are specialized, they are in a certain way part of the expertise of
the system and could themselves be described as expert systems. Knowledge which belongs to the
knowledge base of such an expert system is then called meta-knowledge.
However, even in the case when strategies would be expressed as meta-knowledge, one cannot be
sure of the universality of the inference engine which could itself have meta-reasonings behaviors.
All of this leads us to consider a general model made of an infinite number of meta-knowledge
layers, which itself leads to having only one inference engine, with a knowledge base structured in
layers.
expert system
...
knowledge
engine
meta-knowledges
engine
meta-knowledges
engine
...
...
Figure 53: General environment of deduction
All of this is the subject of several projects among which are:
× R. Kowalski ([81])
× A. Bundy ([27])
A universal deduction mechanism and a framework in which to insert it in the more general infor-
mation processing (data and/or symbol) is much needed.
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G.7 Algorithmic language versus declarative language
In programming, the main attitude has been to dictate algorithms, (sequences of actions), to a me-
chanical automaton.
That is the reason why programming languages such as COBOL, FORTRAN, are called algorith-
mic or procedural.
Another class of languages called declarative has been introduced later. They have mainly been
used in expert systems. These languages, such as PROLOG, allow one to spell out questions from
which one is expecting to get an answer.
NL/1, introduced as part of this study, is a new language of this declarative class.
What is the synthesis of the two classes, or how to relate a language type to another?
G.8 The two types of processings
Computing main purpose being the automatic processing of information, which is represented in
machines either as data, or as symbols, it is often perceived as made up of two worlds with loose
(if any) relationships:
× data processing (or classical computer science)
× symbol processing (artificial intelligence or algebraic systems)
The conceptual approaches of these two types of processings are of course quite different but they
need to be inserted in one single framework, for down-to-earth needs of management.
G.9 Symbol processing
As we can conclude from the previous remarks, several questions remain open regarding symbol
processing:
1. Can object oriented processing address all the symbol processing needs?
2. Which formal framework can be provided to a universal framework of deduction/ knowledge
base?
3. What is the synthesis between algorithmic languages and declarative languages?
4. How to relate data processing and symbol processing?
We don’t pretend to answer all these questions, we are just proposing a unique conceptual frame-
work allowing progress to be made in finding the solution(s).
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G.10 Ai and our Model
Expert systems (AI and algebraic systems, in general) are in fact part of a more general manage-
ment of symbols the model of which was to be addressed:
× substitution concept
× isotony substitution relative to the syntax of the processed sentences
× manipulation of substitutions by means of
Propositional Calculus
Logics of the first order
× a framework for universal deduction.
G.11 A general model for both architecture and symbol processing
These first three chapters allowed us to review briefly names management within the scope of com-
puter architecture as well as symbol processing.
Algorithmic and symbolic computing have nothing in common .... except on the border of the
former: indeed, our analysis suggests that architecture (the set of names as implemented within
the scope of algorithmic computing) is of the same nature as symbol processing. Their difference
mainly resides in the degree of complexity involved as well as in the way the successive substitu-
tions terminate (by a quantum of data for the architecture, by a symbol for the symbol processing).
These two domains tend to require similar characteristics from the model being sought, their main
difference seems to reside in:
× degree of complexity: computer architecture being more concise, symbol processing being
more complex and more heavily driven by the context;
× the way substitution terminates: always by a valuation function for computer architecture,
with no specific substitution for symbol processing.
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H Irregular Data Structures: some examples
Some examples are just mentionned here to show the importance of the problems covered by this
project, in various areas of application.
H.1 High Energy Physics Computation at CERN/CRS4
Data-management systems for defining and manipulating data have become increasingly impor-
tant in High Energy Physics computation. MonteCarlo simulations, HEP data analysis and event
reconstruction calculations are imbedded in complex tree-like data structures, mostly inherited by
the particle generation process itself. Most of these Data structures are also evolving during the
calculation according to the randomness of the particles’ life.
Thus, even if objects are highly independent in High Energy Physics calculations, fine grain paral-
lelism appears to be non trivial, due to the complex access to the data.
The only solution possible for the next generation of collider for High Energy Physics at CERN,
called Large Hadron Collider, is an MPP for handling its data, which means that adequate access
to those data have to be solved.
This is stressed by Professor Carlo Rubbia, Nobel Laureate for Physics in 1984 and former Di-
recteur Ge´ne´ral at CERN, in his report (reference [149]) of the High Performance Computing and
Networking Advisory Committee asked for by the Commission of the European Communities,
October 1992.
H.2 Flows In Reciprocating Engines at BMW AG
Currently there exist several MPP activities at BMW in connection with CAE-Methods. The
project which is most advanced at this time is concerned with porting the CFD package FIRE
to MPP architectures. FIRE solves the three dimensional compressible Navier-Stokes equation
together with higher order turbulence models and Lagrangian/Eulerian two-phase models. An
important feature is the nonorthogonal nonstaggered unstructured moving grid with indirect ad-
dressing which ensures the geometric flexibility needed for engine application. The joint project
with AVL/Graz, BMW and nCUBE started in October 1991.
H.Fischer, J. Knupe and C. Troger report on the status of the project in reference [45]: Today,
the parallel version of FIRE has reached a state where it is possible to do steady state calcula-
tions. What remains to be done is to find a solution for the unsteady versions with moving and
unstructured grids, rezone facility, integration of spray, wallfilm models and, for a future version,
combustion.
H.3 Free-Lagrange Method at Los Alamos National Laboratory
Large time-dependent hydrodynamics codes consume a large part of the computer resources at
Los Alamos. The implementation of the 3D time-dependent free-Lagrance hydrodynamics code
with its unstructured grids and global connectivity matrix has given rise to new data structures and
algorithms that solve:
1. the problems of equation of state table lookup
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2. parallelization of accumulation loops
3. solution of large unstructured sparse linear systems
It presents problems on all computer architectures and H. Trease and J. Cerutti (cf. document
[166]) have exerciced it on a CM2 using a precursor to FORTRAN 90.
The irregular mesh led to unstructured sparse matrix problems and linear systems that must be
solved iteratively. Furthermore, unlike other techniques that demonstrate these pathotologies, the
connectivity and structure may change with every time step.
H.4 Discretized Partial Differential Equations at NASA Ames Research
In fluid dynamics, structural mechanics, electromagnetics, combustion and many other applica-
tions, the problems to be solved are nearly always initial-boundary value problems for coupled
systems of partial differential equations (PDEs), quite often non linear. For such applications, un-
structured grid problems must be solved so that each point in the discretization can communicate
in a fast manner with its neighbor. To progress in this direction, Steven Hammond and Robert
Schreiber present in reference [57], a highly parallel graph mapping technique that tries to benefit
from massively parallel computers in the case of arbitrary grid, though still static, which they then
exercice on a CM-2.
H.5 Computational Fluid Dynamics at NASA Ames Research Center
The need to quickly generate unstructured grids is common to many fields of computational me-
chanics. This need is greatest in those disciplines which require the finest grids, i.e., Compututa-
tional Fluid Dynamics and Computational Electromagnetics. In these disciplines, grids in excess
of a million tetrahedra for 3-D simulations are nowadays commonplace. There are certain special
applications e.g. transient simulations with moving bodies, where the grid needs to be regenerated
either locally or globally many times (possibly hundred of times) during a single run. This puts a
premium on grid generation speed.
In reference [109], Rainald Lohner, Jose Camberos and Marshal Merriam present a parallel
unstructured grid generation algorithm and experiments it on the Intel Hypercube.
H.6 3D Finite Element Simulations at Thinking Machine Corporation
Use of regular discretization is no longer possible, when Finite Element Methods are applied to
complicated 3-D geometries. Irregularities in the discretization imply the use of unstructured grids.
To address this fact, Kapil Mathur presents in reference [115], a data parallel algorithm imple-
mented on a CM-2 for three dimensional stress analysis.
Minimization of routing conflicts has been attempted by the use of randomized address maps. This
probabilistic approach seems to be suited for dynamically changing finite element meshes.
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H.7 Computational Fluid Dynamics at NASA Langley Research Center
Data structures that define a computation have to be initialised through a preprocessing phase. Vi-
tal elements of the strategy used by the rest of the algorithm are determined by this preprocessing
phase.
To effectively exploit massively parallel processors, it may also be necessary to carry out run time
preprocessing. This preprocessing is referred to as runtime application, by Raja Das, Joel Saltz,
Dimitri Mavriplis and Ravu Ponnusamy in reference [33].
They describe a set of primitives called PARTI, developed to efficiently execute unstructured prob-
lems on distributed memory machines. This has been experimented on an iPSC/860 using data
from a 3-D unstructured Euler solver.
H.8 Harwell-Boeing Sparse Matrix Problem Collections at Stanford Uni-
versity for NASA
Resource management remains a critical issue for achieving high performance on scalable multi-
processors. Resource management is essential to any concurrent execution of parallel programs.
It involves program and data partitioning scheduling and control of concurrent execution. Interac-
tions between these activities are complex.
Tin-Fook Ngai, Stepehen Lundstrom and Michael Flynn, in reference [124], study an integral
approach to resource scheduling of unstructured computations on scalable multiprocessors and
propose a run-time resource management.
How to manage these activities in order to achieve the fastest concurrent execution for a single
application is a challenging which has not yet been satisfactorily solved problem.
H.9 QR and Cholesky Factorizations of Large Sparse Matrices
Steven Kartzer in reference [106] analyzes the potential for concurrency in the orthogonal fac-
torization of sparse matrices, at the Supercomputing Research Center, and presents a method for
implementing these numerical computations on a CM-2.
The motivation for this work was the fact that this factorization can be used to solve linear systems
of equations and lest squares problems, linear programs - via Karmarkar’s interior point algorithm
- and eigenvalue problems - e.g. by inverse iteration-.
H.10 Partial Differential Equations at Argonne National Laboratory
The terms ’structured’ and ’unstructured’ as currently applied to grids used in finite-volume PDE
computations represent extremes that have evolved in response to complementary practical advan-
tages. An intermediate, or ’semi-structured’ type of grid is proposed by William Gropp and David
Keyes in reference [54], in an attempt to partially preserve and combine these advantages.
An algorithm that exploits it, has been experimented by the authors in a MIMD context of a
iPSC/860.
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H.11 Compressible Navier-Stokes equations at Rockwell International Sci-
ence Center
Two types of large-scale applications:
1. scientific interest, e.g. direct simulation of turbulent flows
2. engineering interest, e.g. multi-body Space Shuttle configurations
have been analyzed for a proper mapping of single-zone computations to hypercube multiproces-
sor configurations, by Sukumar Chakravarthy and Sampath Palaniswamy in reference [31].
The authors present certain aspects of construction, implementation and analysis for some nu-
merical approaches to solve in this context. The compressible Navier-Stokes equations using
structured-grid on a nCUBE 2, a distributed memory MIMD hypercube computer.
H.12 Diffusion Methods at University of Pittsburgh
Kirk Pruhs, Taieb Znati and Rami Mehlem are considering in reference [134], the problem of bal-
ancing dynamically changing loads on a linear processor array executing dynamically changing
computations. They study the problem of minimising the total execution time of the computa-
tions, analyzing Diffusion based algorithms for load balancing and find that they are asymptoti-
cally nonoptimal in some respects. The proposed Ripple technique, for maintaining load balance,
converges more quickly than Diffusion based algorithms and has the advantage of being more
adaptable.
Finally, the authors suggest that the application of their method to more general multiprocessor
architecture, such as processor meshes and hypercubes, be investigated.
H.13 Two Dimensional Euler Equations at INRIA for Air Force Office of
Science Research
Reference [43] by Charbel Farhat, Loula Fezoui and Stephane Lanteri reports an effort in solving
two dimensional Euler equations on a CM-2, using a Monotonic Upwind Scheme for Conservation
Laws (MUSCL) finite volume/finite element method on fully unstructured grids. Both steady
and unsteady simulations of 2-D compressible flows around arbitrary geometries are considered.
Because the mesh irregularities inhibit the use of the NEWS fast communication mechanism of
the CM-2, the authors focus on the development and implementation of a communication efficient
strategy for mapping thousands of processors arranged in a hypercube topology onto an arbitrary
mesh.
Its key elements are given by the selection of an appropriate parallel data structure, the partitioning
of a given unstructured grid into subgrids, and the mapping of each indvidual processor into an
entity of these subgrids. Finally, performance comparisons of the presented solutions are given
between a 16K CM-2 and a CRAY-2.
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H.14 Partial Differential Equations Sparse Solvers at Purdue University for
the Strategic Defense Initiative
Investigation of various aspects of the performance of nonsymmetric sparse solvers for solving
elliptic PDEs on a distributed memory, message passing multiprocessors, the Parallel ELLPACK
system, is done by Mo Mu and John Rice, in reference [123].
Considerable experimental results are reported on a new organization of sparse Gauss elimination
which is seen to achieve much better speed up than previously reported for sparse solvers applied
to PDE problems.
H.15 Circuit Simulation at Swiss Federal Institute of Technnology
The requirements to drastically reduce elapsed time in electronic circuit simulation have become
even more stringent as the size of the circuits are likely to change in two orders of magnitude in
the coming ten years: from 7-8 millions of transistors as of today, they are likely to be of several
tens of millions before the end of the century and of several hundreds of millions in ten years from
now.
The only foreseeable solution is parallel processing. This is the objective of the Paradys project
conducted at the Swiss Federal Institute of Technology [96], the specific goals of which are to
develop:
1. parallel algorithms for the detection of subcircuits with an analog or digital behavior in
ULSI;
2. algorithms for dynamic load balancing on parallel computers and adaptive algorithms for
merging subcircuits in correlation with the instantaneous distributed power of the processing
elements;
3. an overall structure scalable up to 10.000 processing elements.
H.15.1 Accelerated Strategic Computing Initiative
The American goverment has recently developed an ambitious program called ASCI (for Acceler-
ated Strategic Computing Initiative) (cf. reference [14]) in order to handle nuclear weapons aging
as well as testing new weapons. The objective is to multiply by 3 every 18 months, the computing
power over a period of 10 years. The physics concerned being of the HEP type, the handling of
irregular data is key to this ambitious governemental program.
H.16 Current parallelism: in summary
As reviewed in this Chapter, the requirements are numerous to handle so-called irregular data.
However current parallelism (either at the processor or at the system level) does not address the
point in a satisfactory manner, witness Vector processor or HPF inadequacy to exploit processor
speed for these kinds of data. To give a concrete meaning of the matter, it has actually been mea-
sured that on a Superscalar processor able to potentially run 5 instructions per cycle, the achieved
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rate for HEP data is in fact 0.8 instruction per cyclei, data being not accessed at the necessary rate
because too many indirections having to be handled along the von Neumann bottleneck.
iPersonal communication of Sverre Jarp, Atlas experiment, CERN.
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I Indirected LinPack: some results
No Machine Linpack Dynpack1 Dynpack2 Lpkopt Date
1 RSIBM3 7.6 22.2 313.9 2.82 13-09-94
2a CERNVM 24.6 44.9 168.6 – 14-09-94
2b CERNVM 22.6 —- —– 2.46 14-09-94
3 RSIBM1 48.3 84.7 832.9 – 13-09-94
4 SP01 25.3 51.4 506.6 7.67 14-09-94
5 PARCB 36.8 73.7 769.4 10.9 14-09-94
6 OAHU 78.1 156.8 1332. – 14-09-94
7a ADULA 40.6 847.3 – 29-09-94
7b ADULA 2.2 —- —– – 29-09-94
8a FRCPN11 18.6 33.8 146.6 – 06-10-94
8b FRCPN11 16.4 —- —– 1.86 06-10-94
9 RSIBM5 80.1 103.2 – 27-10-94
10 SP01 12.9 26.3 373.6 28-10-94
Table 20: Indirected LINPACK: CPU time in seconds
Running conditions
RSIBM3 RS6000, Model 590, Power2 architecture, 66 Mhz, 256 MB memory, 8KB Instruction
Cache + 256 KB Data Cache, AIX version 3, XLF version 3.1, Compiler options: -O3
-qarch=pwr2 -qextname,
Use of ESSL for the optimized version.
CERNVM IBM ES/9000 model 900, VM/XA,
(2a) VS Fortran Version 2.5, Compiler Options: (NOVEC OPT(3)
(2b) VS Fortran Version 2.5, Compiler Options: (VECTOR OPT(3)
Compiler does not vectorize the CPU demanding loop of Dynpack.
Use of ESSL for the optimized version.
RSIBM1 RS6000, Model 250, PowerPC Architecture, 66 Mhz, 32 MB memory, 32 KB Instruc-
tion Cache + 32 KB Data Cache, AIX version 3, XLF version 3.1, Compiler options: -O3
-qarch=ppc -qextname
SP01 RS6000, Model 370, SP1 node, Power Architecture, 62.5 Mhz, 128 MB memory, 8 KB
Instruction Cache + 32 KB Data Cache, Aix version 3, Xlf version 3.1, Compiler options:
-O3,
Use of ESSL for the optimized version.
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No Machine Linpack Dynpack1 Dynpack2 Lpkopt Date
1 RSIBM3 88.0 30.1 2.1 237.1 13-09-94
2a CERNVM 27.2 14.9 4.0 – 14-09-94
2b CERNVM 29.5 —- —- 269.3 14-09-94
3 RSIBM1 13.8 7.9 0.8 – 13-09-94
4 SP01 26.5 13.0 1.3 87.2 14-09-94
5 PARCB 18.2 9.1 0.9 61.3 14-09-94
6 OAHU 8.6 4.3 0.5 – 14-09-94
7a ADULA 16.5 – 29-09-94
7b ADULA 308. —- —- – 29-09-94
8a FRCPN11 36.0 19.7 4.6 – 06-10-94
8b FRCPN11 40.7 —- —- 358.8 06-10-94
9 RSIBM5 8.3 6.5 0.8 – 27-10-94
10 SP01 51.7 25.5 1.9 28-10-94
Table 21: Indirected LINPACK: MFlops
PARCB RS6000, Model 550, Power architecture, 41.6 Mhz, 128 MB memory, 8 KB Intruc-
tion Cache + 32 KB Data Cache, Aix version 3, xlf version 2.3, Compiler options: -O3
-qextname,
Use of ESSL for the optimized version.
OAHU RS6000, Model 320, Power Architecture, 25 MHz, 64MB memory, 8 KB Instruction
Cache + 32 KB Data Cache, Aix version 3, xlf version 2.3, Compiler options :-O3 -qextname,
ADULA SX3/22 at Manno f77sx compiler with all defaults option (vector, opt, ...
FRCPN11 ES/9000 - 952 at IN2P3, VM/XA, VS Fortran Version 2.5, Compiler Options: (NOVEC
OPT(3) )
RSIBM5 RS6000, PowerPC Architecture AIX version 4.1, XLF version 3.1, Compiler options:
-O3 -qarch=ppc -qextname
Note: For the CERNVN and FRCPN11 environments, the compiler didn’t allow the code of both
Dynpack1 and Dynpack2 to be vectorized, and so they couldn’t be run with the vector option on.
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J Hitting the wall in the near future
Following the paragraph entitled ’Memory Latency’, let us assume the compulsory miss rate to be
.1 or less (cf [59]) for locally-referenced data and to be .5 or .9 for other patterns of reference. The
following tables are presented to stress the emerging problem when the memory gap will enlarge
in the coming years, and the importance of our model to find a solution for this phenomena.
The average time to access memory is given by:
WXﬁY[Z]\^`_]WacbedIfhgR^ij_kWl (144)
where mIn and mo are respectively the cache and DRAM access times, and p the probability of a
cache hit.
As we have seen regular data means that 20% of the instructions are referencing data, 50% being
the case for irregular data access. Different ratio between microprocessors speed (hence cache)
and the next level of the memory hierarchy are being considered.
Finally, some foreseeable evolutions are considered based on:
q the DRAM speed to increase by 7% per year [59],
q while, using Moore’s law revisited by F. Baskette i, microprocessors performance to increase
at the rate of 80% per yearii,
therefore, mIn and mo to diverge, mIr&s&t hence to grow and system performance to degrade.
Notes regarding the following tables:
1. The ratio of a given configuration, is the ratio between the CPU cycles and the memory
access time:
q When this ratio is low, the configuration (config) is considered as balanced,
q when this ratio is commonly met nowadays, the configuration is considered as every
day,
q when this ratio is high, the configuration is considered as leading edge.
2. The potential superscalarity of a given processor, as already detailed within the chapters
of this document, is rarely achieved, mainly due to the the irregularity of the data (in both
aspects of it, the Depth of Indirection and the Pattern of References). Because of these
factors, the superscalarity that is actually achieved, is called the achieved superscalarity.
Note that, in the following examples, the term ratio is used to mean the ratio of memory access
iestimated in his keynote address at the Internatiobal Symposium on Shared Memory Multiprocessing in April
1991.
iiThis has still been lately underlined by Maurice Wilkes in his recent note Challenges for Processor Designers
[171].
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time to CPU cycle time, which could quantify the memory gap
This situation is exemplified by the evolution of the average number of cycles per memory access
for the following cases:
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J.1 A Balanced configuration, ratio of 4
deduced from mckee: a balanced config with a ratio of 4
1996 cache memory ratio
66.0MHz/15.0ns 60.0ns 4.0
(# of achieved superscalarity
cycles) regular data irregular data
tavg 1 3 5 1 3 5
cache hits 0.9: 1.3 0.5 1.3 2.7 0.5 1.3 2.0
0.5: 2.5 0.3 1.0 2.0 0.2 1.0 1.5
0.1: 3.7 0.3 0.8 1.6 0.2 0.8 1.2
+TLB hits 0.9: 3.4 0.5 0.8 1.6 0.3 0.8 1.2
0.5: 9.0 0.2 0.4 0.7 0.2 0.4 0.5
0.1: 14.6 0.2 0.2 0.5 0.1 0.2 0.4
---------------
| delta’s
| MHz Mem tavg
| 52.8 3.9 0.3
| ---------------
1997 cache memory ratio V
118.8MHz/8.4ns 56.1ns 6.7
(# of achieved superscalarity
cycles) regular data irregular data
tavg 1 3 5 1 3 5
cache hits 0.9: 1.6 0.3 1.3 2.7 0.3 1.3 2.0
0.5: 3.8 0.3 0.8 1.6 0.2 0.8 1.2
0.1: 6.1 0.3 0.5 1.0 0.2 0.5 0.8
---------------
| delta’s
| MHz Mem tavg
| 95.0 3.7 0.5
| ---------------
1998 cache memory ratio V
213.8MHz/4.7ns 52.4ns 11.2
(# of achieved superscalarity
cycles) regular data irregular data
tavg 1 3 5 1 3 5
cache hits 0.9: 2.0 0.5 1.0 2.0 0.3 1.0 1.5
0.5: 6.1 0.3 0.5 1.0 0.2 0.5 0.8
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0.1: 10.2 0.2 0.3 0.7 0.1 0.3 0.5
---------------
| delta’s
| MHz Mem tavg
| 171.1 3.4 0.8
| ---------------
1999 cache memory ratio V
384.9MHz/2.6ns 49.0ns 18.9
(# of achieved superscalarity
cycles) regular data irregular data
tavg 1 3 5 1 3 5
cache hits 0.9: 2.8 0.3 1.0 2.0 0.2 1.0 1.5
0.5: 9.9 0.2 0.4 0.7 0.1 0.4 0.5
0.1: 17.1 0.2 0.2 0.4 0.1 0.2 0.3 1
---------------
| delta’s
| MHz Mem tavg
| 307.9 3.2 1.3
| ---------------
2000 cache memory ratio V
692.8MHz/1.4ns 45.8ns 31.7
(# of achieved superscalarity
cycles) regular data irregular data
tavg 1 3 5 1 3 5
cache hits 0.9: 4.1 0.3 0.7 1.3 0.2 0.7 1.0
0.5: 16.4 0.2 0.2 0.4 0.1 0.2 0.3
0.1: 28.6 0.1 0.1 0.3 0.1 0.1 0.2
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J.2 Everyday configuration, ratio of 4.6
2nd ex from ddj, an every day (’96) config with a ratio of 4.6
1996 cache memory ratio
66.0MHz/15.0ns 70.0ns 4.7
(# of achieved superscalarity
cycles) regular data irregular data
tavg 1 3 5 1 3 5
cache hits 0.9: 1.4 0.5 1.3 2.7 0.5 1.3 2.0
0.5: 2.8 0.3 1.0 2.0 0.2 1.0 1.5
0.1: 4.3 0.3 0.7 1.3 0.2 0.7 1.0
+TLB hits 0.9: 3.7 0.3 0.8 1.6 0.2 0.8 1.2
0.5: 10.3 0.2 0.3 0.7 0.1 0.3 0.5
0.1: 17.0 0.2 0.2 0.4 0.1 0.2 0.3
---------------
| delta’s
| MHz Mem tavg
| 52.8 4.6 0.3
| ---------------
1997 cache memory ratio V
118.8MHz/8.4ns 65.4ns 7.8
(# of achieved superscalarity
cycles) regular data irregular data
tavg 1 3 5 1 3 5
cache hits 0.9: 1.7 0.3 1.3 2.7 0.3 1.3 2.0
0.5: 4.4 0.3 0.7 1.3 0.2 0.7 1.0
0.1: 7.1 0.3 0.4 0.9 0.2 0.4 0.7
---------------
| delta’s
| MHz Mem tavg
| 95.0 4.3 0.5
| ---------------
1998 cache memory ratio V
213.8MHz/4.7ns 61.1ns 13.1
(# of achieved superscalarity
cycles) regular data irregular data
tavg 1 3 5 1 3 5
cache hits 0.9: 2.2 0.5 1.0 2.0 0.3 1.0 1.5
0.5: 7.0 0.3 0.4 0.9 0.2 0.4 0.7
0.1: 11.9 0.2 0.3 0.6 0.1 0.3 0.5
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---------------
| delta’s
| MHz Mem tavg
| 171.1 4.0 0.9
| ---------------
1999 cache memory ratio V
384.9MHz/2.6ns 57.1ns 22.0
(# of achieved superscalarity
cycles) regular data irregular data
tavg 1 3 5 1 3 5
cache hits 0.9: 3.1 0.5 0.8 1.6 0.3 0.8 1.2
0.5: 11.5 0.2 0.3 0.6 0.1 0.3 0.5
0.1: 19.9 0.1 0.2 0.4 0.1 0.2 0.3
---------------
| delta’s
| MHz Mem tavg
| 307.9 3.7 1.5
| ---------------
2000 cache memory ratio V
692.8MHz/1.4ns 53.4ns 37.0
(# of achieved superscalarity
cycles) regular data irregular data
tavg 1 3 5 1 3 5
cache hits 0.9: 4.6 0.2 0.7 1.3 0.2 0.7 1.0
0.5: 19.0 0.2 0.2 0.4 0.1 0.2 0.3
0.1: 33.4 0.1 0.1 0.2 0.1 0.1 0.2
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J.3 Everyday configuration, ratio of 6
1st ex from ddj, an every day (’96) config with a ratio of 6
1996 cache memory ratio
100.0MHz/10.0ns 60.0ns 6.0
(# of achieved superscalarity
cycles) regular data irregular data
tavg 1 3 5 1 3 5
cache hits 0.9: 1.5 0.3 1.3 2.7 0.3 1.3 2.0
0.5: 3.5 0.3 0.8 1.6 0.2 0.8 1.2
0.1: 5.5 0.2 0.6 1.1 0.2 0.6 0.9
+TLB hits 0.9: 4.2 0.3 0.7 1.3 0.2 0.7 1.0
0.5: 13.0 0.2 0.3 0.5 0.1 0.3 0.4
0.1: 21.8 0.1 0.2 0.3 0.1 0.2 0.3
---------------
| delta’s
| MHz Mem tavg
| 80.0 3.9 0.4
| ---------------
1997 cache memory ratio V
180.0MHz/5.6ns 56.1ns 10.1
(# of achieved superscalarity
cycles) regular data irregular data
tavg 1 3 5 1 3 5
cache hits 0.9: 1.9 0.3 1.3 2.7 0.3 1.3 2.0
0.5: 5.5 0.2 0.6 1.1 0.2 0.6 0.9
0.1: 9.2 0.2 0.4 0.7 0.2 0.4 0.5
---------------
| delta’s
| MHz Mem tavg
| 144.0 3.7 0.7
| ---------------
1998 cache memory ratio V
324.0MHz/3.1ns 52.4ns 17.0
(# of achieved superscalarity
cycles) regular data irregular data
tavg 1 3 5 1 3 5
cache hits 0.9: 2.6 0.3 1.0 2.0 0.2 1.0 1.5
0.5: 9.0 0.2 0.4 0.8 0.1 0.4 0.6
0.1: 15.4 0.2 0.2 0.5 0.1 0.2 0.4
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---------------
| delta’s
| MHz Mem tavg
| 259.2 3.4 1.2
| ---------------
1999 cache memory ratio V
583.2MHz/1.7ns 49.0ns 28.6
(# of achieved superscalarity
cycles) regular data irregular data
tavg 1 3 5 1 3 5
cache hits 0.9: 3.8 0.3 0.8 1.6 0.2 0.8 1.2
0.5: 14.8 0.2 0.2 0.5 0.1 0.2 0.4
0.1: 25.8 0.1 0.1 0.3 0.1 0.1 0.2
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J.4 Leading Edge configuration, ratio of 15
leading edge (cpuwise) config from ddj, with a ratio of 15
1996 cache memory ratio
250.0MHz/4.0ns 60.0ns 15.0
(# of achieved superscalarity
cycles) regular data irregular data
tavg 1 3 5 1 3 5
cache hits 0.9: 2.4 0.5 1.0 2.0 0.3 1.0 1.5
0.5: 8.0 0.3 0.4 0.8 0.2 0.4 0.6
0.1: 13.6 0.2 0.3 0.5 0.1 0.3 0.4
+TLB hits 0.9: 7.8 0.2 0.4 0.9 0.2 0.4 0.7
0.5: 31.0 0.1 0.1 0.2 0.1 0.1 0.2
0.1: 54.2 0.1 0.1 0.1 0.0 0.1 0.1
---------------
| delta’s
| MHz Mem tavg
| 200.0 3.9 1.0
| ---------------
1997 cache memory ratio V
450.0MHz/2.2ns 56.1ns 25.2
(# of achieved superscalarity
cycles) regular data irregular data
tavg 1 3 5 1 3 5
cache hits 0.9: 3.4 0.5 0.8 1.6 0.3 0.8 1.2
0.5: 13.1 0.2 0.3 0.5 0.1 0.3 0.4
0.1: 22.8 0.1 0.2 0.3 0.1 0.2 0.2
---------------
| delta’s
| MHz Mem tavg
| 360.0 3.7 1.7
| ---------------
1998 cache memory ratio V
810.0MHz/1.2ns 52.4ns 42.4
(# of achieved superscalarity
cycles) regular data irregular data
tavg 1 3 5 1 3 5
cache hits 0.9: 5.1 0.3 0.6 1.1 0.2 0.6 0.9
0.5: 21.7 0.1 0.2 0.3 0.1 0.2 0.3
0.1: 38.3 0.1 0.1 0.2 0.0 0.1 0.2
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Figure 58: Graph reduction machine
mstrin's
instr/data
memory 
hierarchies
gsw_n:n
Figure 59:  Dataflow  machine (Dennis type)
mdata's
data
memory 
hierarchies
gsw_n:n
Figure 60: A memory hierarchy
γ
γ
γ
operand
address.
Disc.
Disc.
Level 0.
Level 1.
Level 2.
Figure 61: A memory hierarchy with a  combining switch
γ
γ
γ
operand
address. Disc.
Disc.
Level 
0.
Level 
1.
Level 
2.
gsw_n:n
Level 
2.
γ
Disc.
operand
address.
γ
γ
                              
Figure 62: Flynn's taxonomy
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Figure 63: basic von Neumann machine
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Figure 65: Detailed von Neumann abstract machine
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Figure 73: A broader taxonom
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Figure 77: Shemot_data machine
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Figure 79:  Associative processor
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Figure 80:  Systolic array processor
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Figure 81: RISC versus CISC
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Figure 96: The broad subdivisions of ArteFacts
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M Glossary
achieved superscalarity: actual level of microparallelism used by a given application running on
a superscalar processor.
actual latency: time to access actual data (as compared with simply accessing the contents of
a memory location); its value is dependent upon the Depth of Indirection used in order to
get to the actual data after ’passing through’ the successive pointers/indexes imposed by the
structure in which the data is located; could also be called logical latency.
algebra of natural transformations: one of the main part of the formalized architecture. Its ele-
ments are functors, its operators natural transformations.
algorithmic plane: made up of the time axis and the syntactic axis, orthogonal to the valuation
of names axis.
Analog computer: a computer with no I-Stream, one or several D-Stream(s), and NO valuation
function z .
architecture: term which has lately taken larger meanings, as decades passed:
q originally (i.e. some 40 years ago), the interface between software and hardware (in
business environment, the architected interface has sometimes meant a restricted part
of this interface on which the manufacturer commits for the future and/or that he will
publish.). This meaning is normally credited to Gerritt Blaauw [22], who in the late
1950s, when at IBM, emphasized the desirability of a sharp distinction between a log-
ical structure and various realizations of it.
q It has evolved to also mean the way such an interface is implemented. This implementa-
tion point of view is quite strongly advocated by Hennessy and Patterson (cf. Reference
[59]) in their reference book on computer design, which aim is to take a quantitative
approach of the concept of architecture, almost synonymous to computer design.
q As stressed in Reference [50], the interpretation of what architecture means has been
expanded to generally cover any structure, either software or hardware.
While covering this whole range of meanings, we try to stick to the original meaning and
even in a more purist way, to depart from it to formally understand an architecture as (a)
set(s) of names made available at a given level and (b) the way they are related. Our expec-
tation is that it should lead us to a qualitative approach (cf. Reference [101]) of the concept
of architecture that will allow us to handle as well the two other aspects: the implementa-
tion and the any-structure points of view that we propose to cover in upcoming articles (cf.
References [102] and [103]).
Hence, an architecture is
q intuitively
– the means by which the names are managed in a computer,
M GLOSSARY 390
or
– a set of managements and the way they are structured between themselves.
q formally made of
– Algebra d{d A |} i~ t d A |} ii
– Category  2n (functor names, discontinuities)
automaton: a general term to represent an artefact able to understand a set of operation codes and
sometimes to handle their sequence.
caching: a hardware mechanism that acts as a buffer between main memory and the processor in
order to speed up the overall performance of the computer. The fastest element of the storage
hierarchy around which all computers are today organized.
In an attempt to have data more accessible, since the 60’s most of the processors/chips now
implement some kind of a cache concept. This is due to an overriding concern: keeping
the processing pipelines filled with instructions and data. A cache can be structured in three
different ways: Princeton, Harvard or Shemot.
This concept was originally coined muffer (for memory buffer) by Don H. Gibson, IBM
DSD.
Calculator: a computer reduced to an I-Stream, i.e. a strict Turing machine, or a machine part of
the SIONOD class of architecture.
category: formal concept of the theory bearing the same name.
The following abbreviations are used:
’Hom’ for Homomorphism; ’X’ for the cartesian product;
’a’,’b’,’c’ for the individuals of set 
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Let  be a set, we say
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is a category (the individuals set of which is  d{[iK\  if and only if:
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is an application called composition of morphisms from a to b and from b to c.
4. (axiom of unitarity), for any d r ~Gi Ł and any   o d r ~Gi ,
we have z.1a = z = 1b.z
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Note that objects of a category are called ’individuals’ to avoid ambiguities within this de-
scription. Henceforth, a category § is defined by:
q the set of individuals  d § i
q the set of morphisms  d § i
q the set of identity morphisms 1x.
Examples of classical categories are:
(Set) is made of
(individuals) all small sets
(morphisms) all functions between them
(Grp)i is made of
(individuals) all small groups
(morphisms) all morphisms of groups
(CRng)i is made of
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(individuals) all small commutative rings
(morphisms) their morphisms
The concept of category is used in this document to formalize a space of names structured
by an ordering, as well as the set of discontinuities.
class of shape: there are four of them for the D-Stream:
1. z shaping: in its simplest rudimentary form (such as in the von Neumann machine),
data access can be described as being handled through a valuation function defined as
z , with a simplified shape: a point.
2. f shaping: simple transformations from one space of names into another one, shape up
a simple D-Stream, typical of a mapping.
3. go shaping: more sophisticated shapes can be found, such as when a combining go is
composing two mappings f1 and f2.
4. fmf shaping: indexing usage through an ordering m1 leads to a shape of the D-Stream
typical of the Indirection.
combining: an operator of an algebra which, out of a set of mappings gives one mapping; formal-
ized as natural transformation.
It is used, within the Chapter: ‘Taxonomy’, to formalize switches, the function of which is
generally to obtain a new destination name by merging or sorting (i.e. combining) submitted
input names.
control driven: said of a parallelism in which the I-Stream is taken as the main component to
drive the given parallelism.
coupling factor: the interaction between processors of a multi- (or parallel) processor system; it
is mainly due to
1. serialisation (most of the time implemented as a lock structure) on shared data,
2. cost in maintaining cache coherency;
the scalability function represents its influence on the overall performance of a given system.
Data Computer: a computer made up of:
q at least one I-Stream,
and
q at least one D-Stream;
i.e a machine part of the SIONSD class of architecture.
iGrp stands for ’group’; CRng for ’commutative ring’.
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data driven: said of a parallelism in which the D-Stream is taken as the main component to drive
the given parallelism.
Data-driven computer: a computer with no I-Stream, one or several D-Stream(s), and a valuation
function z .
depth of indirection: defined as the average number of indirections taken by a given program in
order to access actual data. Based on today’s RISC computing, this depth of indirection is
taken as the number of load/store instructions per block of instructions: the higher this ratio,
the deeper the level of indirection involved in the given program.
For CISC technology, there is no clear information that can be extracted from a program
general profiling, in order to identify its depth of indirection.
discontinuity: each functor substitutes a space of names unto another one, but this substitution is
sometimes undefined; some action has then to be taken that is named discontinuity, forming
a category.
In a general manner, a discontinuity is resolving undetermined conditions arising while han-
dling orderings, mappings and/or combinings.
This term is coming from a geometrical point of view of computer architecture.
D-Stream: a set of successive dependent data points; along with an I-Stream makes up a Data
Computer; there are four classes of shape for the D-Stream.
engine (our): a hardware embodiement of the model that we proposed; represented by Xc. An
engine Xc, implementation of our model, beyond
q resources
q processes
q representations of external objects
which are part of the usual computers, provide also:
q spaces of names, each generated by an ordering
q mappings between one space into another
q algebra of combinings
q discontinuities.
E-unit: part of a processor, actually handling the Execution of instructions, distinct from the I-
unit; introduced, the first time, in the STRETCH computer.
functor: a morphism of categories, i.e. an isotonic transformation, transforming a category in
another one, used to formalize a mapping, which transforms a name space in another one,
while carrying over the ordering structure of the given name space.
gap (architectural): a hiatus existing between the characteristics of some related computer com-
ponents. The most commonly recognized gaps are between:
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q instruction set and High Level Languages conceptual model: the so called semantic
gap;
q processor and memory access speed: the so called memory gap;
q memory and external devices access speed: the so called I/O gap;
q the different nodes of a multiprocessor configuration: the so called communication gap.
granularity: in a data driven environnement, the way data are decomposed and distributed over
the processors of a parallel configuration; formalized as the way spaces of names are struc-
tured by an ordering (such as mblock in HPF) to define the granularity with which data of
such arrays are decomposed in view of their distribution.
Harvard structure: comes from the design of some of the earliest computers: the Harvard Mark
III (1950) used a separate magnetic drum to store its programs, in contrast to machines
being designed at Princeton that used a unified memory system, as advocated by John von
Neumann.
irregular data: data with a complex and dynamic structure.
A data structure is considered to be complex when it is no longer possible to access it di-
rectly, but it requires one, or a chain of, operations to determine the address of the data in
term of the indices characterizing its location in the rank. We are therefore talking about
indirect addressing.
A Complex Data structure is said to be dynamic when, during the computation, the structure
depends on and/or evolves both in its nature and in its size. The indirections have then to be
resolved during the actual calculation.
For example, MonteCarlo simulations, due to their random nature, and unstructured mov-
ing/adaptative grids are described by Dynamic Complex Data structures, i.e. irregular data.
irregularity sensitivity: the geometric mean of two values:
1. the Depth Of Indirection effect,
2. the Pattern Of References effect,
(the smallest, the best).
isotony: the characteristics of a transformation being transparent to the sets of names ( ¨ 1 and ¨ 2)
(and their ordering structures) it is transforming, i.e. it carries over the ordering structuring
space ¨ 1 unto the ordering structuring space ¨ 2.
I-Stream: a computer reduced to a strict Turing machine, implemented as a Calculator.
I-unit: part of a processor ‘preparing the Instructions’, i.e. making the proper data ready in order
for the instructions to be actually handled; distinct from the E-unit; introduced, the first time,
in the STRETCH computer.
latency: the time taken for starting a given function:
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q for an instruction, the elapsed time between the moment the instruction has been se-
lected from the I-Stream and the moment it actually starts to be handled by the E-unit.
q for a memory access, the time in obtaining the first bit of a given memory location;
representative of the memory gap;
q for a message-passing environment, the time necessary to send a message of length
zero; representative of the communication gap;
q for a disk access, the time in obtaining the first bit of a given location in the surface of
the disk; representative of the I/O gap.
The overall objective of our model is to reduce the actual latency of these four gaps.
logical latency: also called actual latency.
management: is a set of mechanisms controlling the computer names (hence resources, a resource
having in itself ’no substance’ if it cannot be named);
q names of a given management have an attribute in common, like the components of the
memory, the set of Input/Output devices, etc...;
q the control provided by a management consists, most of the time, in assigning this
or that name to a program and/or a user, and so in sharing these names (treated as
resources);
q such functions as: control of access (authorization and access synchronization) have
been ’added upon’ the management functions.
”Management” and ”architecture” are differentiated, in the following manner:
q in assigning and controlling names, a management has a partial point of view, an archi-
tecture a global one;
q a management is part of an architecture; an architecture is a set of managements along
with their relations.
A management is formalized as a category © which is made up of:
q a finite set  d © i , of spaces ¨ ,
q for every ª0|h d © i a unique functor {  d © i , which relates it to ª«¬ d © i ,
q an identity functor 1e, for any individual ¨`  d © i .
A management is thus introduced as a structure on the set of object names, and defined as a
category of functors.
mapping: isotonic transformation formalized as a functor, used to transform a space of names
into another one.
mechanical automaton: an artefact able to understand usual algorithmic operation codes; repre-
sented by Xme.
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memory management: there are seven classes:
1. m memory management in which only ordering(s) are involved, such are the cases of
the Associative and Distributed memories.
2. f memory management in which only a mapping is involved, such is the case of the
Virtual storage.
3. g memory management in which only a combining is involved, such is the case of none
of the considered cases.
4. mf memory management in which an ordering and a mapping are involved, such is the
case of none of the considered cases.
5. mg memory management in which orderings and combinings are involved, such are
the cases of the Structured element storage and the Shared memory.
6. fg memory management in which mappings and combinings are involved, such are the
cases of the Array processors and the Cache-Only memory.
7. mfg memory management in which all three operations are possible orderings, map-
pings and combinings, such is the case of a Shemot machine.
model (our): a system, within the perspective of our model, is made of:
q resources
q processes
q representations of external objects
q spaces of names, each generated by a morphism
q functors between one space into another
q algebra of natural transformations
q discontinuities.
They are implemented in our engine, Xc.
morphism: an isotonic transformation (the basis of the category theory) used to formalize the
order between names of a given space and implemented as an ordering.
muffer: stands for memory buffer, the caching mechanism as originally coined by Don H. Gibson,
IBM DSD.
name: the main topic of our project. In computer science, names are given both to internal objects,
and representations of external objects. A terminal name is a name related to an internal ob-
ject; it is used only to identify it. A terminal name is what is used in direct addressing without
further substitution. However, other names exist, though not directly related to any internal
objects. These names are called non-terminal names. In the context of the present project,
the formalisation of names handling within a computer system is considered, being either
terminal names (e.g. direct addressing) or non-terminal names (e.g. indirect addressing).
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Neme-driven computer: see Name Processor.
Name Processor: an artefact made up of at least one N-Stream, also known as a Symbol- or Name-
driven Computer.
names driven: said of a parallelism in which the N-Stream is taken as the main component to
drive the given parallelism.
natural transformation: an operator of an algebra combining a set of functors into one functor,
used to formalize combining; forming an algebra, one of the main part of the formalization
of architecture concept.
NL/1: Names Language/1, a language to manipulate elements such as ordering, mapping and
combining, for our model, respective implementations of: morphism, functor and natural
transformation.
Non Computer: an artefact in which there is no I-Stream, no D-Stream and no N-Stream.
non-trivially structured data: another name for irregular data.
N-Stream: a set of successive dependent names used to either structure the I-Stream or to access
data along the D-Streams.
The N-Stream is distorting (shaping up, we say) the two other streams: for instance, the I-
Stream is shaped up by the successive Branch/return instructions (and their equivalent) along
the N-Stream. The D-Stream is shaped up by the depth of indirection handled along the N-
Stream as well as by the Pattern of References formed by the successive addresses used in
accessing data.
Example of an N-Stream: a virtual name (part of a ¨ virtual name space) is substituted by a
functor f xlation into a real name (part of a ¨ real name space).
Its implementation should lead to a Name Processor.
ordering: a mean to establish relationships between names within a name space; formalized as a
morphism.
orthogonality: to handle names along the axis referred as valuation of names independently of
the algorithmic plane. In the midst of our project, Blaauw and Brooks published ‘Computer
Architecture, Concepts and Evolution’ (Reference [22]) which has become a great encour-
agment on the orthogonality path just defined. Indeed, those two pioneers, while spelling
out the principles of quality of an architecture, are stessing the principle of Orthogonality as
The principle of keeping independent functions separate in their specification.
That is what they do, separating the interface from the implementation (in so doing departing
from Hennessy and Patterson’s approach which is focusing on the implementation side -
cf. Reference [59] - ). Despite advocating for such an orthogonality, in their generative
and assertive descriptions Blaauw and Brooks continue to ’glue’ a meaning to the interface
which is mainly (if not exclusively) made of the instruction set, limitation that Hennessy and
Patterson are stressing as a default.
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Our approach is to further go on the orthogonality path, and to keep studying exclusively the
interface e.g. the names, either the set of opcode, the addressing or some other names the
computing environment is made of.
pattern of references: is the way data is successively accessed along the D-Stream. It can be de-
rived from classical program profiling from the successive addresses data is fetched/stored
from/to. However, all that can be directly deducted from the overall computing profiling, are
the successive addresses data is fetched (respectively stored) from (to) as placed by the com-
piler. Actual Pattern of References along the Third Stream are merely made up of compound
names of the kind index1.index2.index3.etc.. to represent the successive addresses among
the intermediate name spaces, used along the indirection. Such compound names are not
currently provided by the overall computing profiling,
Princeton structure: comes from some of the earliest computers being designed at Princeton
that used a unified (for both programs and data) memory system, as advocated by John
von Neumann; this has come in contrast to the Harvard Mark III which later (1950) used a
separate magnetic drum to store its programs.
processor: before our model, is made up of a mechanical automation (Xme). With our model, it
is made up of a mechanical automaton (Xme) AND of a new engine, called Xc.
scalability: a function relative to multi- or parallel processing; the first term of which is the num-
ber of processors, the second the overall available performance of the given system; it ex-
presses the influence of the coupling factor between the processors of the system in obtaining
a global level of performance.
Shapeware: a geometric point of view of computer architecture, in which names are handled; the
new path thus opened by our model, located just between Hardware and Software.
Shemot structure: part of the proposed model where memory system is separated between pro-
grams, data and names; in contrast to machines originally designed at Princeton that used a
unified memory system, as advocated by John von Neumann, and to the Harvard Mark III
(1950) that used a separate magnetic drum to store its programs separately from its data.
single-level-store machine, a computer where programmers do not know where data reside, and
references to files in the program implicitly cause a combination of hardware and software to
make all of a programmer’s data appear to be immediately accessible. Files appear to reside
in one or more memory segments, and the paging mechanism is used to bring data in and out
of memory.
substitution: of names, the act of changing (or replacing) a name in a given sentence by another
name; the main action formalized by our model.
substitution engine: a specialized engine carrying out (handling) substitutions, also known as our
engine or Xc.
superscalarity: level of microparallelism potentially available in a microprocessor.
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superscalar impact: direct ratio of Indirection effect over the SuperScalarity. It measures how
affected is the internal parallelism of the architecture of the given system when dealing with
the Indirection effect. When the SuperScalarity is greater than one, it shows how much the
given architecture is affected by the Indirection effect in ’feeding’ its functional units; the
smallest it is for a given system, the best the latter is to ’absorb’ the Indirection effect.
Overall, the SuperScalar impact is the reflect of how efficient the given architecture is in
handling the traffic on the von Neumann bottleneck, in order to minimize its impact on the
exploitation of the available micro-parallelism.
switch: a general hardware mechanism allowing to ’orient’ (i.e. give a certain orientation, des-
tination) a signal, a message or a request; formalized as a combining within the Chapter:
‘Taxonomy’.
Symbol Processor: see Name Processor.
Third Stream: another name for the N-Stream; comes from the fact that only two streams had so
far been considered, the I-Stream and the D-Stream.
valuation function z : a function available in most computers, which for instance, when given an
address, returns the contents of this latter, or when given an opcode starts the circuit in the
implementation that is to realize the desired function.
valuation of names axis: an axis orthogonal to the algorithmic axis, along which names are han-
dled.
von Neumann architecture: the computer architecture as advocated by John von Neumann ; in a
schematic manner, a computer designed according to such an architecture is made of three
main parts:
1. a central processing unit or CPU,
2. a memory,
3. a connecting tube which can transmit only a word at a time between CPU and memory
as well as to send an address to the memory.
John Backus named this latter tube the von Neumann bottleneck. We propose a definition for
a von Neumann architecture:
Let mIr be the time spent in Xc (i.e. along the Third Stream) and mIª the time spent in Xme (i.e.
along the I-/D-Streams):
the ratio mIª­=mIr defines the way the architecture is used:
q if mIª­mIr¯® \ | , the architecture is used in a von Neumann way,
q if mIª­mIr¯°e| , the architecture is used in a non-von Neumann manner.
We propose that representatives of the industry agree on a set of reference pro-
grams so as to be able to state if an architecture is von Neumann or not: de-
pending on the way the given architecture is being used by this reference set
of programs.
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von Neumann bottleneck: a connecting tube, part of the von Neumann architecture, which can
transmit only a word at a time between CPU and memory (as well as to send an address to
the memory); named after John Backus Award lecture in 1978 who noticed correctly that
”A large part of the traffic within that bottleneck is actually not so much useful
data but merely data names along with operations and data used in the unique
perspective to build these names”.
This bottleneck is the source of many problems, indirection being the most common pro-
gramming practice typical of that approach:
the processing unit uses a name which contains a name which contains a name
which ..... .... a name which contains a data.
We tend to address this bottleneck by our model, in handling names in our engine ‘beside’
(or in parallel with) the von Neumann (mechanical) automaton itself.
Xc: short name for our engine.
Xme: short name for a mechanical automaton.
